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Abstract 
In the automotive industry, there is a strong trend that has increased the electronics in 
cars for various functions like fuel injection, electric control of doors and windows, 
electric chair adjustment, air-conditioning, drive-by-wire, brake-by-wire, etc. The 12V 
battery used in present cars will not be sufficient for the increasing number of functions 
and as a consequence, a change towards 42V batteries will be necessary. 
For these "automotive" systems, so-called smart power ICs must be used. These are 
chips in which the power functionality, e.g. the control of a motor is integrated with the 
logic control. There is also a trend towards operation at high voltages and integrating 
more intelligence using a microcontroller's RAM/ROM memory and several sensors 
and interfaces. The final goal is the integration of a complete system on a single chip, a 
so-called power System-on-Chip (SoC). 
The interest in accurately modeling high-voltage transistors has increased in recent 
years due to the compatibility of these devices with standard CMOS technology. 
However, existing LDMOS models are not accurate enough for this task and SPICE 
models are especially weak when modeling AC performance. The limitation of these 
models lies in their lack of any capability to physically model some of the characteristic 
phenomena observed in LDMOS devices. The increased difficulty is related to complex 
2D effects, specific to modern high voltage device architectures. 
This thesis presents a new physically based macro-model. This model is based on the 
investigations performed on the key phenomena occurring in an LDMOS transistor. 
These phenomena were investigated by TCAD simulations and were confirmed by 
newly developed test-structures. 
The model is accurate for wide geometry and temperature variations as well as for DC 
and AC operation. A novel corner extraction methodology based on neural networks has 
been developed making it possible to easily generate worst-case corners. As an 
extension of the neural network worst-case corner generation methodology, a static 
aging model card generation methodology is presented. 
The model was verified on device level as well on circuit level yielding good results. 
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Chapter 1: Introduction 
1.1 Background 
The history of microelectronics effectively began with the creation, at the Bell 
Telephone Laboratories, of the point contact transistor by Bardeen and Brattain in 1947. 
Around the same time, Shockley developed the theory behind the bipolar junction 
transistor, though this was not successfully fabricated until 1951 [1]. Similarly the 
effect of electric fields on the conductivity of semiconductors was demonstrated by 
Shockley and Pearson in 1948, but it took over ten years before the first Si/Si0 2 
MOSFET, which is now so widely used, was demonstrated by Kahng and Atalla [2]. 
Discrete transistors quickly found applications in hearing aids and transistor radios 
where their small size and low power consumption made them ideal replacements for 
thermionic valve technology [3]. However, they were not small enough for some 
applications and the impetus was there for the work, carried out at Texas Instruments by 
Kilby and at Fairchild Semiconductor by Noyce, which led to the production of the first 
integrated circuits at the end of the 1950's [4]. Kilby's circuits consisted of transistors 
fabricated using the mesa technique, where the collector contact is made to the backside 
of the wafer, and bonded gold wire is used for interconnect interconnect. Noyce's ICs 
more closely resembled present day chips because they used a planar fabrication 
technique, developed by Hoerni at Fairchild, where oxide masking and diffusion were 
used to form the transistors [5]. His chip also included interconnects, created by 
photolithographic definition of evaporated aluminium, in a process very similar to that 
used today. 
The initial circuits were oscillators and simple digital flip-flops using two or three active 
devices along with passive elements but by 1971 the technology had advanced to the 
stage where the first microprocessor, the Intel 4004, was fabricated with 2300 
transistors [6]. In 1965 Moore published a paper on the state of the semiconductor 
industry which predicted that the number of devices in an integrated circuit would 
double each year [7]. This prediction became known as "Moore's Law" and was revised 
in 1975 to state that the number of transistors per chip would double every 18 months 
[8]. More recently the slope has changed again to give a doubling of circuit complexity 
approximately every two years, which leads to the prediction that within the next ten 
years microprocessors will exist which contain one billion transistors [9]. 
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The increases in integration and chip complexity have come about as a result of the 
scaling of the transistors, in particular the scaling of the gate length of MOSFETs, and 
this has driven the advances in technology. More recently however limits have been 
placed on the scaling of interconnect which has encouraged advanced interconnect 
technologies such as low-k dielectrics and copper metallisation [10]. The International 
Technology Roadmap for Semiconductors (ITRS) charts the requirements for future 
technologies and the most recent release covers the technology nodes extending to 2007 
where 65nm interconnect half-pitch lengths are expected with MOS gate lengths 
approaching 25nm [11, 12]. The increases in complexity have placed a premium on 
testing for process control and verification and the most recent roadmap focuses heavily 
on future metrology requirements [13, 14]. 
In the automotive industry, there is a strong trend that has increased the electronics in 
cars for various functions like fuel injection, electric control of doors and windows, 
electric chair adjustment, air-conditioning, drive-by-wire, brake-by-wire, etc. The 12V 
battery used in present cars will not be sufficient for the increasing number of functions 
and as a consequence, a change towards 42V batteries will be necessary. 
For these "automotive" systems, so-called smart power ICs must be used. These are 
chips in which the power functionality, e.g. the control of a motor is integrated with the 
logic control. There is also a trend towards operation at high voltages and integrating 
more intelligence using a microcontroller's RAM/ROM memory and several sensors 
and interfaces. The final goal is the integration of a complete system on a single chip, a 
so-called power System-on-Chip (SoC). 
For all these reasons, a more advanced technology is required. Such technologies for 
smart power applications are based on a standard low-voltage CMOS technology, where 
power devices suited for middle to high voltages (80V spikes for the 42V car-battery) 
are fabricated with additional process modules, for example a thicker gate oxide 
module. 
Examples of such integrated power transistors are vertical and lateral DMOS (Double 
diffused MOS) and IGBT (Insulated Gate Bipolar Transistor). In many cases, a power 
switch is the key application. 
In such devices, the on-resistance and breakdown voltage are important performance 
parameters. A trade-off is necessary to obtain a device with a low on-resistance and a 
high energy capability. Needless to say, there is also the requirement for low production 
costs and high reliability. 
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1.2 LDMOS transistor-models 
The interest in accurately modelling high-voltage transistors has increased in recent 
years due to the compatibility of these devices with standard CMOS technology. 
LDMOS (Lateral Double diffused Metal Oxide Semiconductor) devices are now being 
more often employed in dynamic applications such as switches within power systems 
and fine slope control of electrical motor drivers. However, existing LDMOS models 
are not accurate enough for this task and SPICE models are especially weak when 
modelling AC performance. The limitation of these models lies in their lack of any 
capability to physically model some of the characteristic phenomena observed in 
LDMOS devices. The increased difficulty is related to complex 2D effects, specific to 
modern high voltage device architectures. Several workers have addressed the physics 
involved in the specific behaviour of these transistors [15], [16], [17], [18]. 
This thesis presents a new physically based macro-model. This model is based on the 
investigations performed on the key phenomena occurring in an LDMOS transistor. 
These phenomena were investigated by TCAD simulations and were confirmed by 
newly developed test-structures. 
1.3 Thesis plan 
This section briefly outlines the contents of the chapters, which follow. 
Chapter 2: Introduction to LDMOS transistors A basic overview of the LDMOS 
transistor is presented. The LDMOS transistor is situated in the family of components 
that are used in automotive integrated circuits. A short description will be presented of 
the AMIS high voltage 12T family which is used throughout this thesis, highlighting the 
distinction made between the different types of LDMOS / XDMOS transistors. Finally, 
some circuits that are of key importance in automotive designs are presented. 
Chapter 3: Introduction to modelling Some definitions in relation to modelling are 
outlined. An example of modelling a diode is presented which shows many different 
aspects of modelling. 
Chapter 4: LDMOS macro-model characteristics and macro-model requirements 
The electrical characteristics that matter for the modelling of DMOS devices and for 
circuit design are identified. These characteristics will be used for benchmarking the 
macro-model and in particular for the specification of accuracy targets. 
Chapter 1: Introduction 
Chapter 5: WAD simulation of LDMOS transistors Several physical effects are 
observed in a DMOS transistor and these can be simulated in TCAD (Technology 
Computer Aided Design). The key effects will be presented and discussed in the 
context of TCAD, illustrating how this can be applied to help develop models for circuit 
simulation programs. 
Chapter 6: Description and results of the developed test-chips for DC and AC-
analyses Test-structures are devices or a set of devices, used to analyse or verify a 
certain part of the process device behaviour. This chapter describes the different test-
structures that were developed and used for the building-up and extraction of the macro-
model. These test-structures and test-devices are designed so that they can be used to 
characterise either some of the behaviour observed from the TCAD simulations, or the 
complete device itself. 
Chapter 7: The macro-model: definition / extraction procedure / worst-case 
corners Based on the findings of chapter 5 and chapter 6, a macro-model has been 
developed. As a first step, a topology is proposed and then the functionality of the 
topology is confirmed and an extraction procedure developed. As a model should be 
able to accurately predict the effect of process variations on the device performance, 
worst case models and a procedure to extract these models must be available This thesis 
proposes a novel method for this purpose, based on neural networks. A key element of 
establishing the model is to verify its performance against the targets set in chapter 4. 
Chapter 8: The macro-model: verification / static-aging / self-heating This chapter 
presents the verification of the macro-model described in chapter 7. Proposals for 
future work are given at the end of the chapter, which covers methods to characterise 
self-heating effects and include static aging of LDMOS devices in the proposed macro-
model. 
Chapter 9: Conclusions and future work : In this chapter the conclusions from the 
work reported in the preceding chapters are reviewed. Suggestions for future work on 
the topics covered in this thesis are also made. 
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2 Introduction to LDMOS transistors 
2.1 Introduction 
This chapter presents a basic overview of the LDMOS transistor. The LDMOS 
transistor is situated in the family of components that are used in automotive integrated 
circuits. A short description will be presented of the AMIS high voltage 12T family 
which is used throughout this thesis highlighting the distinction made between the 
different types of LDMOS / XDMOS transistors. Finally, some circuits that are of key 
importance in automotive designs are presented. 
2.2 Structure of an n-type LDMOS 
ik Source 	 Gate 	 Dam SibstiBte 
Figure 2.1 Generic structure of an n-type LDMOS 
The cross-section of a generic n-type Lateral Double diffused MOS (LDMOS) is shown 
on Figure 2.1. The term lateral indicates the fact that the LDMOS is a horizontal device, 
where the current flows horizontally from the drain to the source. The second qualifier 
expresses the fact that the PBODY and the N+ source regions are diffused through a 
common window defined by the edge of the polysilicon gate. 
In the on-state the LDMOS works as a normal MOS device. The positive potential 
applied to the gate attracts electrons (in the case of an n-type LDMOS) at the surface of 
the PBODY under the gate creating a channel allowing current to flow (Figure 2.2). The 
difference between a MOS and an LDMOS device comes from the presence of the drift 
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region (light grey region in Figure 2. 1, which is a combination of the N-Tub and N-well 
areas). The drift region is lightly doped and its purpose is to provide a high voltage 
blocking capability during off-state. This blocking capability (characterised by the 
breakdown voltage) is created by the reverse biased PBODY-Ndrift junction. 
The LDMOS has a parasitic Bipolar Junction Transistor (BJT). It is constituted by the 
source N, PBODY and Ndrift layers, which are respectively the emitter, the base and 
the collector. The triggering of this parasitic BJT reduces the performance of the 
LDMOS and, hence, the source and the body layers are usually shorted. 
The thick field oxide is necessary to avoid the destruction of the thin gate oxide 
resulting from a high drain to gate voltage. 
Bik Sute 	 Gate 	 Dafl 
I 	 RDOE 	I 








Figure 2.2 Current flow in an LDMOS 
2.3 Important design parameters 
2.3.1 The Breakdown Voltage. 
The breakdown voltage of the device is the voltage at which the device enters into 
avalanche breakdown and therefore is the fundamental determinant of the maximum 
operating voltage. Large values of breakdown voltage are desired to provide high 
blocking capabilities. The breakdown voltage is largely defined by the doping profile 
and the length of the PBODY-Ndrift blocking junction. 
To be able to provide a high forward blocking capability, an optimum has to be 
determined for the doping profile of the PBODY-Ndrift junction and the PBODY depth. 
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When a positive voltage is applied at the drain (assuming the source and the gate are set 
at zero volts), the PBODY-Ndrift junction becomes reverse biased. It supports the drain 
voltage by extending the depletion layer on both sides of the junction. (Figure 2.3) To 
enhance the drain blocking voltage, the doping of the Ndrift region has to be reduced. 
The forward blocking capability is created by the reverse biased PBODY-Ndrift 
junction. The depletion layer extends effectively only into the Ndrift layer as it is lightly 
doped. Therefore decreasing the Ndrift doping increases the depletion width. As a 
result, the potential barrier becomes higher, improving the blocking capability. However 
this results in higher resistivity and thus a higher on-resistance. 
Bulk Source 	 Gate 	 Drain Substrate 
Figure 2.3 Formation of depletion regions in DMOS devices 
This twofold effect implies that the doping level of the PBODY layer should be 
optimised between the LDMOS threshold voltage and the triggering of the parasitic 
bipolar. However, there is also another phenomenon which must be taken into account. 
It is called the punch-through effect and occurs when the depletion region in the 
PBODY extends so far that it comes into contact with the N+ source. At this moment, 
the potential barrier vanishes (Figure 2.4) and the device begins to conduct. To prevent 
punch-through, there are two alternatives. On the one hand, we can vary the PBODY 
thickness and doping level. Alternatively the N-Tub layer thickness can be increased 
because the depletion layer spreads approximately equally in every direction. 
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Bik Source 	 Gate 	 Drain 	
Sbstrale 
Figure 2.4 Punch Through in an LDMOS 
2.3.2 The on-resistance 
The on-resistance of the LDMOS is defined as the total resistance between the source 
and the drain contacts in the on-state. It is an important parameter as it directly 
determines the power dissipation during current conduction which is given by: 
P=VDS.ID 	 (2.1) 
(2.2) 
The on-resistance is the sum of all the resistance contributions along the path travelled 
by the carriers during the on-state: 
R0 =2 x RN+ + RcH  + RA  + RNtUb + RNWELL 	 (2.3) 
where 
RN+ 	is the contribution from the N+ source or drain diffusion. 
RCH 	is the channel resistance. 
RA 	is the resistance of the accumulation layer formed in the Ntub 
under the polysilicon gate. 
RNmb 	is the Ntub resistance. (under the thick oxide) 
RNWELL is the NWELL resistance. 
2.4 The AMIS 12T technology family 
The AMIS 12T100 technology family will be used for all the LDMOS devices which 
will be modelled in this thesis. The following gives a brief description of the major 
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attributes. The Intelligent Interface Technology (12T) is the high voltage extension of 
the AMIS CMOS 0.7jim mixed signal technology. 12T100 has been developed to meet 
the increasing demand for more digital integration in mixed analogue/digital ASICs and 
more programmability/flexibility. 
This technology is derived from a fully digital 0.7tm CMOS process and extended with 
the following analogue capabilities: 
• Precision highly linear thin oxide poly/diffused capacitors 
• Precision high ohmic polysilicon resistors 
• Low Vt PMOS transistor 
• Medium-High voltage NDMOS 
• Floating medium-high voltage NDMOS and PDMOS 
• Floating CMOS 
• Low-medium-high voltage bipolar transistors 
• Zener zap diode for OTP (One Time Programmable) applications 
• High-Medium voltage floating capacitors 
• Deep n+ doped guard rings 
• EEPROM matrix blocks in the basic CMOS 0.71tm platform as well as in 
12T100 
Europractice distributes the design kit from AMIS, using the Cadence environment 
based on the Spectre simulator (Analog Artist) [ 1 ] for mixed mode front-end simulation 
and Silicon Ensemble place&route for CMOS 0.7pm back-end. 
2.5 DMOS transistors in the 12T100 family 
The purpose of this section is to describe the various devices types in more detail. In 
particular, it identifies the location, extent and doping level of implants as well as the 
range of layout dimensions. This is necessary to obtain a better understanding of the 
features that are required by any model that is created. 
2.5.1 Implants and oxide layers 
The most important layers in DMOS devices are listed in Table 2.1 together with the 
order of magnitude of their doping levels, diffusion depths and gate-oxide thicknesses. 
12 
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Doping level Depth 
PBody _10 15 CM-1 —1.5 gm 
PWell —iO' 7 cm -0.5 gm 
PSub _ 10 14 CM-1 —500 gm 
P-Epi cm 3 -'3.5 gm 
NBody 10' 5 cm 3 
NWe11 -40' CM-3 2 jim 
NTub —1 o 15 CM-3 -5 jim 
Thick Gate Oxide n.a 35 —50 nm 
Thin Gate Oxide n.a. 15-20 nm 
fable 2.1 Important implants and layer thickness parameters for DMOS devices 
2.5.2 Geometrical parameter definitions 
The naming conventions for geometrical parameters, used in this document, are defined 
in Figure 2.5 and Table 2.2. 
Bulk Source 	 Gate 	 Drain 
N-tub 
BIn 
Figure 2.5 Identification of layout dimensions 
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Dimension Description 
W Total width of the channel 
Lch Length of the channel region 
Ldgo 
Length of the drift region under the gate 
oxide 
Ldfp Overlap of the gate poly on the field-oxide 
Ldfo Length of drift region under the field-oxide 
'I able 2.2 : Geometrical parameter definitions 
2.5.3 LDMOS device family 
LDMOS devices present one of the biggest modelling challenges due to the 
continuously varying doping concentration along the channel and the presence of an 
accumulation region of substantial length underneath the gate-oxide. The modelling of 
the drift region also requires a great deal of attention. 
A description of the different parameters of the n-channel LDMOS device is presented 
in Table 2.3. In the 121100-family no p-channel LDMOS device is available. 
2.5.3.1 N-channel LDMOS device 
Layers 
Channel : Pbody 
Drift: Nwell 
Bulk: Pbody 
Gate Oxide: Thick 
Layout param. 
Lch 0.5 gm— 1.5prn 
Ldgo lprn-2.5prn 
Ldfp 1 p.m —6 p.m 
Ldfo 2p.m-9p.m 
W 2 gm— lOmm 
Comments Floating, Self-aligned device 
'[able 23 Overview of N-channel LDMOS device features 
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2.5.4 XDMOS devices 
This new acronym was introduced to designate the family of 'eXtended Drain MOS' 
transistors, for which no real consensus exists in the literature. Contrary to LDMOS 
devices, the extent of the channel region is defined by specific masking steps, and the 
drain-end of the channel is not self-aligned to the source. The channel of these devices 
closely resembles that of common MOSFETs, and the major modelling challenges 
reside in the transition region at the end of the channel as well as in the drift region. 
A description of the different parameters of the n and p-channel XDMOS devices is 
presented in Table 2.4 and Table 2.5 respectively. The cross-section of the device is 
similar to Figure 2.5. 
Channel: Pwell 
Drift: Nwell or ntub 
Layers 
Bulk: p-epi/ psub 
Gate Oxide: Thick or thin 
Lch 3.5pm-4.5im 
Ldgo 1.8 prn-2.4 gm 
Layout param. LdfI, 2 gm —3 gm 
Ldfo 2.5jim-13jim 
W 2 gm— lOmm 
Comments 
Non-floating, Non self-aligned, 
with or without BLN 
Table 2.4: Overview of N-channel XDMOS features 
Layers levels 
Channel: Ntub or nwell 
Drift: PFieId + Pbody or pwell 
Bulk: Ntub 
Gate Oxide: Thick 
Layout param. 
Lch 0.5jim-1.5 jim 
Ldgo 1 j.tm-2.5 pm 
Ldfp 1 jim - 1.7 jim 
Ldfo 2jim-3.5jim 
W 2jim—lOmm 
Comments Floating device. 
Table 2.5 : Overview of P-channel XDMOS features 
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2.6 Circuit for model characterisation 
The following describes two standard circuits that have been used in commercial 
products where the main component is the DMOS transistor. These circuits will be used 
later in the thesis to evaluate the circuit-performance of the proposed macro-model. 
2.6.1 Bulb - circuit 









Figure 2.6 Schematic view of the BULB-circuit 
 
The bulb driver is a variable voltage source that can be used in two different modes, 
either in 'bulb' or in 'fixed' mode. A circuit schematic view is shown in Figure 2.6. 
In 'bulb' mode, it can generate an output voltage between 1.8V and 20V. The output 
voltage is defined by an external signal (Pulse Width Modulated = PWM), entering on 
the input pin (BPWM). In this 'bulb' mode, the load is an inverter circuit (DC/AC 
16 
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converter), which supplies the bulb. In the 'fixed' mode the output voltage is fixed to a 
typical nominal level of 7.25V and in this mode the external PWM signal has no effect 
on the output voltage. In the 'fixed' mode the 7.25V output voltage is used to pre-
regulate the internal 5V linear regulator and to supply the external LEDs, whose 
currents are controlled by internally programmable current source circuitry. 
The bulb regulator/driver is implemented as a constant ripple buck regulator. This 
regulator can operate in .discontinuous or continuous mode, depending on the load 
current and input voltage. The clock source is an on-board 125 kHz signal, realized by 
dividing down the master oscillator of 4 MHz by 32. Pulse skipping is applied for the 
lower current range. The N-type LDMOS power-switch is part of the ASIC, but the 
remaining components like the recovery diode, inductors and output capacitors, are 
external. 
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A typical circuit where DMOS transistors are used is an H-bridge driving a DC motor 
and a schematic view is shown in Figure 2.7. This versatile circuit is capable of 
applying voltages of both polarities across the load, by controlling the gating sequences 






















(c) 	 (d) 
Figure 2.8 The four valid H-bridge switching states (excluding open circuit load state): (a) Supplies +VDC; (b) 
Supplies —VDC; (c) & (d) Both supply zero voltage (short-circuited load) 
It is important to recognise that there are only four valid states for current conduction, 
as shown in Figure 2.8. Neglecting semiconductor voltage drops for the moment, one of 
these states applies +VDC across the load (Figure 2.8(a)), another applies -VDC ( 
Figure 2.8 (b)) and the other two states (Figure 2.8(c) and (d)) effectively short circuit 
the load. 
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Current-regulated PWM control generally provides the basis for higher performance 
motor control than voltage regulation since torque is directly related to the motor 
winding current amplitude. Basic PWM voltage regulation is accomplished by means of 
a high-frequency duty cycle control. One straightforward PWM implementation 
compares the desired voltage level to a fixed-frequency ramp signal, switching the 
H-bridge output state when the ramp exceeds the command level. Using the H-bridge 
locked anti-phase control mode described above, the ramp comparison PWM strategy 
varies the average H-bridge output voltage over the full range from - VDC to + VDC by 
adjusting the relative widths of the -VDC and +VDC output pulses. 
These two circuits were chosen as the key devices in these circuits are DMOS 
transistors. Hence the comparison of measured characteristics with simulation results 
will be a measure for the accuracy of the model. In addition to the issue of accurate 
circuit simulation results, these circuits are well suited to test the robustness of the 
model. This is because the device states in the circuit continuously change, introducing 
current spikes which the model should be able to withstand. 
2.7 Conclusion 
Different aspects of the DMOS transistor have been presented. An introduction to the 
various trade-offs that can be made when developing a DMOS transistor have been 
discussed. It has been shown that different classes of DMOS transistors exist, depending 
on how the channel is defined. It is these devices that will be used throughout this 
thesis to characterise the macro-model to be developed. Finally, two circuits have been 
selected (the bulb-circuit and the H-bridge) to validate the model and check the model 
accuracy and robustness. 
References 
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3 Introduction to modelling 
3.1 Introduction 
The purpose of this chapter is to set some definitions in relation to modelling. An 
example of modelling a diode is used which shows many different aspects of modelling. 
3.2 Definition of terms 
The definitions for the terms analysis, simulation and modelling are derived from 
"Analyses and Simulation of Semiconductor Devices" by S. Selberherr. [1] 
Analysis 
Separation of a whole into its component parts, possibly with comment 
and judgement. 
• Examination of a complex, its elements, and their relations in order to 
learn. 
Simulation 
Imitative representation of the functioning of one system or process by 
means of the functioning of another. 
Examination of a problem not subject to experimentation. 
Modelling 
To produce a representation or simulation of a problem or process. 
• To make a description or analogy used to help visualise something that 
cannot be directly observed. 
Therefore, as difficult as it might be to decide in an individual case, analysis is at least 
intended to mean "exact analysis" and simulation must mean "approximate simulation" 
by inference. Modelling is obviously a necessity for analysis and simulation. 
With a model one can analyse some phenomena, provided that the effects one wants to 
observe are built into the model, possibly in a very complex manner. A model for the 
purpose of pure simulation (like a curve fitting model) is usually much simpler than a 
model for analysis. Many effects can be treated in a very heuristic manner for the 
purpose of simulation, by representing the underlying physics in a qualitative way. 
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3.3 Modelling example based on a diode model 
3.3.1 Introduction 
A simple way to fit non-linear curves to measured non-linear data is to transform them 
to a linear representation. But the question is: how to do it? A look at the "target 
function" of the model equation gives a hint. For example in the case of an exponential 
function: 
VD 
i = IS x eN X Vt 
	
(3.1) 
the transformation needed is a simple logarithmic conversion. The symbols used in 
equation 3.1 are defined on the following pages. Once the measured data is transformed 
to this linear range, a linear regression analysis can be applied and the slope and y-
intersect extracted. The model parameters are finally determined from these two values. 
This will become much more transparent in the following diode modelling example. An 
example of the procedure to define and extract a diode model is described in the 
following paragraphs. 
3.3.2 Equivalent circuit 
The SPICE equivalent schematic for a diode is shown in Figure 3.1. It consists of the 
ideal diode D representing its non-linear DC characteristic plus two voltage dependent 
capacitors for taking care of the space charge (Cs) and delay effects (CD) as well as a 
series resistor RS for the high-current effects. Series inductors (bonding effects) as well 







Figure 3.1 Equivalent diode circuit 
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3.3.3 DC Characterisation 
Neglecting high current effects, assuming RS=O or VD = VDinternal, and also neglecting 
recombination effects for low biasing voltage, the diode current in the forward active 





1, saturation current (leakage current, typically fA) 
N = emission coefficient (Ideal diode: N=1) 




- 	 1 
2.3xNxVt 
lOu 
---.---------- . —.—.---.- 1 -- - - ------ 
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Vd ['I] 
200m 	 600m 	 1 
Vd [VI 
Figure 3.2 Diode DC characteristic 
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3.3.3.1 Determination of the parameters IS and N 
Provided VD >> OV, i.e. neglecting the term (4) in equation 3.2, and applying a 
logarithmic conversion gives: 
log(ID ) = log(I) 
+ VD 
x log(e) 	 (3.3) 
N x V 
=log(15)+(2.3 1 
	
XVD 	 (3.4) 
xNxV r J 
This is an equation of the form: 
y=mxx+b 	 (3.5) 
In order to interpret equation 3.5 linearly, we have to substitute: 
Y = log(ID ) 
b = log(I) 
(1 	 (3.6) m=i 
2.3xNxV 
X = VD 
Equation 3.6 explains how to manipulate the measured data. After the logarithmic 
conversion of the measured values of ID,  they are introduced with the linear values of 
VD into the regression equations. Thus, the y-intersect, b, and the slope, m, of the linear 
regression function are obtained. 
Solving for 1s  and for N one is able to determine these two parameters from b and m as 
follows: 






The parameter extraction described above is valid only in that range of measured data, 
where the assumptions are true. This means: equations 3.7 and 3.8 are valid for VD > 0 
(data above the measurement resolution (non-noisy data), typ. > 0.2V) and where 
VD 
e NxVT >> 1. The diode current should not be dominated by recombination effects (the 
weaker slope at low bias voltages) but not by high-current effects (non-ohmic effects, 
the knee in the half-logarithmic diode characteristic, typically above 0.7 V) 
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3.3.3.2 Determination of parameter RS 
After the parameters Is  and N are extracted, the value of RS can approximately be 
found from the two highest bias points of index n and index (n- 1)as follows: 
RS=V, )V1hhl) 	 (39) 
 1D (n)1D (n1) 
Another more precise method to determine the ohmic part of a diode characteristic is to 
consider the voltage drop between the ideal diode characteristic and its shift due to the 
ohmic effect. This is done by first determining the maximum current from the sweep by 
IRS= Ia.m[max index] 	 (3.10) 
and then by calculating that voltage drop following 
VRS = measured voltage - ideal diode voltage 
or 
VRS = Va.m[max index]— V T  x N  inJ 	 (3.11) 
is 
which finally gives 
RS= VRs  
'RS 
(3.12) 
Of course, the diode DC parameters 1s  and N have to be determined first and are a pre-
requisite for good RS extraction: the ohmic effect must dominate the diode 
characteristics in the portion used for the extraction. Referring to Figure 3.2, the 
reduction in slope for high bias voltage must be clearly visible in the extraction range. 
3.3.4 CV Characterisation 
The frequency behaviour of a diode can be modelled by a space charge capacitance 
(dominant at reverse bias) and a diffusion capacitance (dominant at forward bias) which 
models the time delay effects. The first capacitance is typically measured with a 
negative bias using a CV meter (capacitance versus voltage) while the latter is 
commonly measured using a network analyser. (Figure 3.3). 
This paragraph covers the modelling of the space charge capacitor. 
Extracting parameters Cjo, V j and m 
For VD <Fc x Vi : 
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Cs = (l_Fc)M) I1_Fc x(1+M)+Mx1  Vi 
with: 
Cjo:' 	space charge capacitance at VD = OV 
Vi: built-in potential or pole voltage 
M: 	junction exponential factor (determines the slope of the CV plot) 









-3 	 -1 
Figure 33 CV measurement setup 
1 
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Determination of the CV parameters: 
We only use the negative bias region for parameter extraction. The logarithmic 
conversion of equation 3.13 gives: 
VD  
Vi 
log(C) = log(C 0 ) — M xlog[1 --J 	 (3.15) 
This equation can be interpreted again as a linear function: 
y=mxx+b 	 (3.16) 
with: 
Y = log(C) 
b = log(C 0 ) 





The procedure is to first logarithmically convert the measured values of Cs according to 
equation 3.17, along with the stimulating data of the voltage sweep VD.  Since the 
parameter Vi has a physical meaning, its value should be in the range of 0.2 to 1V. 
Therefore 0.2V is selected as a starting value for V j. These two arrays are now 
introduced into the regression as yi- and. xi- values respectively. A linear model is fitted 
to this transformed "cloud" of stimulated and measured data and one gets the y-intersect 
b and the slope in for the value of V j . These two values are the best choice for the given 
V. Now, this procedure is repeated with an incremented V j, to obtain another pair of 
m(Vj) and b(V) values. The regression coefficient r2 will now be different from the 
earlier one, depending on the value of V, and whether the regression line fits the 
transformed data 'cloud' better or worse. Once the best regression coefficient is found, 
the iteration loop is terminated and one gets V J OPT  as well as the corresponding 
b(VJ OPT)  and m(VJ OPT). 
The final parameter values are then: 
M=—m(Vj0 ) 	 (3.18) 
and 
c,0  =exp(b(Vjop)) 	 (3.19) 
The parameter extraction for the space charge capacitor is valid only for stimulus 
voltages below Fc x V, with Fc_default = 0.5. 
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In practice, there is always an overlay of this capacitance with some parasitic elements, 
such as packaging or bond pads. If they are not known and therefore cannot be de-
embedded (eliminated from the measured data by using special test-structures or by 
calculations), the three modelling parameters may have values that have no physical 
meaning. This is especially true for V i and M. Nevertheless, the fitting of the proposed 
method is generally very good 
In order to keep the models simple and usable, and to have reasonable simulation times, 
models by definition suffer from some limitations: 
DC: diodes may show recombination effects at low forward bias voltages, showing up 
as a lower slope on a half- logarithmic scale. In order to include this effect, the diode 
model is replaced by a subcircuit, consisting of a diode for the recombination effect, 
another one in parallel for the normal operating region and a resistance in series with 
both diodes. 
CV: no parasitic capacitance is included in the diode model. A sub-circuit can easily be 
added to introduce a second parasitic capacitance 
3.4 Model types and their implementation 
3.4.1 Types of models 
There are a number of approaches that can be taken when modelling MOS devices and 
the following summarises some of the options. 
3.4.1.1 Functional models: [1] - [5] 
The approach of a functional model treats the device as a "black box" and describes the 
externally observed behaviour without a detailed consideration of the physical effects 
occurring inside the device. 
Standard low-power device models: [1] 
The standard low-power device models are adapted for power semiconductor devices 
by optimising their parameters. Hence, the model parameters and equations can lose 
their physical meaning, and a pure functional description may result. These models, 
however, are hardly able to simulate any high-voltage phenomena. 
Lookup table: [5] 
In lookup tables, the data resulting directly from measurements or from calculations are 
stored and retrieved for simulation. This method is well suited for DC characteristics, 
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but it is much more difficult to use for dynamic effects of the device in the environment 
of different circuits. Therefore, the effort becomes very large to consider all the 
situations caused by the varying conditions in many different circuit topologies. 
Empirical expressions. [2], [3],[4] 
In many cases, the equations of functional models are selected from arbitrary 
mathematical expressions that describe the externally observed behaviour in a 
simplified way. When possible, the currents and voltages of the device terminals are 
approximated directly by straightforward functions. However, for a description of 
dynamic effects, it is often necessary to include additional variables into the equation 
set. These assumptions can be inspired by device physics, and, in some cases, they can 
be confirmed by theoretical derivations. 
3.4.1.2 Approximate solutions: [6]— [13] 
The model equations of this type are based on device physics, but since exact solutions 
are not possible or restricted to a few special cases, appropriate mathematical 
representations are found to approximate the solution. These approaches are purely 
empirical in many cases, but it is also possible to show that some functions come close 
to an exact solution under certain constraints of the boundary conditions. 
Assumed solution: [13] 
The knowledge of the characteristics is obtained from theoretical considerations or 
numerical calculations (device simulators) and geometrical curves are then used to 
model the shape. 
Substitution in an equation: [6],[12] 
The substitutions transform the partial differential equation into an ordinary differential 
equation that can easily be solved if suitable functions are chosen. 
Neglecting terms: [7], [8] ,[9],[lO], [11] 
By assuming that certain terms become unimportant under certain conditions, one can 
neglect them and thus simplify the equation. 
3.4.1.3 Transformation: [14] — [21] 
Several mathematical techniques exist to solve differential equations analytically. For 
example, the differential equation can be transformed into an integral equation. Two 
methods have been used for the diffusion equation concerning power device models: 
Laplace transforms [14] - [ 20] and the application of Green's functions [21]. In 
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principle, these methods can lead to exact solutions. However, there are constraints for 
the boundary conditions and the solutions consist of infinite series. Since the series 
must be truncated to obtain results which are practicable, they do not require too much 
computational effort but the solutions are obviously an approximation. 
3.4.1.4 Lumped Model: [22] - [25] 
In the lumped-charge approach, the charge-storing region is subdivided into several 
sections, and the charge of each section is assigned to a charge storage node. The 
charge difference between two neighbouring nodes determines the current. This leads to 
relatively simple equations with little computation effort. The equations are valid for all 
stages of operation and are not limited to special cases. However, only medium 
accuracy is achieved with a small number of nodes. 
The lumped-charge approach looks similar to the method of finite differences 
(described below). It can be regarded as a simplification to the greatest possible extent 
with a minimal number of nodes, but in a lumped model, the average charge densities 
of the sections instead of the densities at the nodes are inserted into the equations 
3.4.1.5 Numerical Solution (TCAD approach): [26] [27], [32] 
The most accurate solution is obtained by numerical methods, which are based on the 
discretisation of the considered region into a finite number of mesh points. Two 
methods can be distinguished. 
Finite Differences: [27] 
If the method of finite differences is used, the derivatives in the diffusion and transport 
equations are expressed by differences that have the form of an algebraic equation 
system. 
Finite Elements: [26],[32] 
Another possible numerical approach is the method of finite elements. It uses 
mathematical functions as approximate solutions for each of the discretised regions. 
3.4.2 Implementation in circuit-simulators 
The use of circuit simulators can be divided into two main methods; the subcircuit and 
mathematical method, which have been used in the past to implement power 
semiconductor device models into circuit simulation programs. The mathematical 
method is generally applicable to all modelling concepts and the subcircuit method, 
with its inherent limits in flexibility, to most of them. 
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3.4.2.1 The Subcircuit Implementation Method 
Originally, circuit simulation programs (like SPICE and its derivatives) were not 
written to serve the needs of designing power electronic circuits. The widespread low-
cost circuit simulation programs restrict themselves to a fixed set of functional elements 
(such as passive components, active components, and, in addition, controlled voltage 
and current sources) and do not allow user-defined functional elements except for a 
combination of these fixed elements into subcircuits. The subcircuit implementation 
method tries work within restrictions of these widespread circuit simulation 'programs 
for the implementation of new power semiconductor device models. 
Unfortunately, the subcircuit implementation of accurate solutions for modelling power 
semiconductor devices soon becomes very complex. The reason is that the complex 
physical processes in the semiconductor device have to be represented by a combination 
of elements which bear little or no relation to the physical effect being modelled. 
Unavoidably, an unfavourable balance between accuracy and CPU requirements often 
results. Therefore, applicability and also the future development of the subcircuit 
implementation are expected to be rather limited. However, despite its limitations one 
great advantage is that the resulting models can be implemented in nearly every 
available circuit simulator and therefore have the best chance to bcome widely used, 
provided they can be tailored to perform the required job. 
3.4.2.2 The Mathematical Implementation Method 
If the circuit simulation program offers the individual definition of device models by 
describing them in mathematical form in a special description language or by writing a 
program in a general-purpose programming language, the mathematical implementation 
method can be used. This method is, of course, most effective with respect to modelling 
the unique physical phenomena present in power semiconductor devices because the 
mathematical relationships can be implemented directly in the form of the chosen 
approximation or solution. The disadvantage of the mathematical implementation 
method comes from the fact that the usability of the resulting power semiconductor 
device model is automatically restricted to just one circuit simulation program. 
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3.4.3 Overview I comparison of different modelling concepts: [30] 
Calculation Parameter Application Future 
Exactness Main target 
time determin. limits potential 
Large 
Functional 




2 3 3 2 2 
Solution circuits 
Trans- Medium 
2 3 3 5 5 
formation circuits 
Lumped Large 
4 1 2 3 2 
model circuits 
Numerical Small 
1 5 3 1 1 
solution circuits 
Table 3.1 Overview/comparison of the different modelling concepts. 1 = excellent S = poor 
3.4.4 Discussion and Conclusion 
The three modelling concepts, approximated solutions, lumped models and numerical 
solutions, have all been proven successful. These concepts are now competing for the 
leading position in providing the best value for practical applications. The use of the 
different modelling strategies depends upon the complexities of the power electronic 
circuits under consideration, such as the number of components (large, medium or 
small). Whether one of the modelling strategies can be further developed to enlarge its 
field of strength and can be proved superior, or whether they continue to exist 
successfully in parallel, is not clear at the moment. 
However, there are also additional driving forces, from the area of power circuit 
applications. These include manufacturers of power semiconductor devices, and 
developments in separate research fields, predominantly the field of computational 
technologies. These driving forces may implement important boundary conditions for 
future developments in the field of power semiconductor device models for circuit 
simulation. 
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Parameter determination is one of the remaining critical issues for power semiconductor 
device models and will require increased attention in future. An intimate knowledge of 
the individual power device is needed, especially for applying the modelling concepts 
which allow a higher degree of accuracy. 
Another set of important boundary conditions for future development will be defined by 
the available computational power, which fits the development budget of the user. In 
the past, the resources of available computational power in this sense have been steadily 
increasing. If this development continues, it will clearly favour the concepts of 
approximate and numerical solutions. 
3.5 Conclusion 
In this chapter some basic definitions were presented and illustrated by a simple diode 
model. An overview of the different types of models and how they are implemented 
was shown in the second part of the chapter. This enables the reader to situate the 
LDMOS model presented later on in this thesis. The LDMOS model, which will be 
discussed further on, is based on the functional model approach, more specifically it is a 
combination of standards low voltage components. In the simulator will be 
implemented by the subcircuit method. 
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4 LDMOS macro-model characteristics and macro-
model requirements 
4.1 Introduction 
The purpose of this chapter is to identify the electrical characteristics that matter for the 
modelling of DMOS devices and for circuit design.[l][2][3][4][5] These characteristics 
will be used for benchmarking the macro-model and, in particular, for the specification 
of accuracy targets. These targets are similar to the ones used in the Automacs' 
project. [6]. 
4.2 Electrical device characteristics 
4.2.1 Device operating region 
Three main biasing-regions are considered for the operation of DMOS devices: 
• The 'linear' or 'Ron' region, labelled 'I' in Figure 4.1, characterised by Vds < 
Vdsk 
• The 'quasi-saturation' region, labelled 'II' in Figure 4. 1, where Vdsk < Vds < 
VdSsat 








'Advanced unified lateral DMOS transistor model for automotive circuit simulation (AUTOMACS). The 
main project objective was to validate that more reliable and competitive circuits can be designed 
with new DMOS simulation models. 
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Figure 4.1 Operating regions : Linear (I), Quasi-Saturation (II), Saturation (III) 
Additionally, a distinction is made between the 'analogue' operating region, where self-
heating is negligible, and the region where self-heating has a marked influence on the 
characteristics. The analogue region is the preferred operating range for devices 
performing analogue functions like buffering or amplification. DMOS transistors used 
for switching have their quiescent states in the analogue region but during switching 
make a temporary incursion in the self-heating domain. 
An overview of voltage terms used to describe the LDMOS device is provided in Table 
4.1. This table also defines breakdown voltages and operating voltage limits which must 
be respected to maintain the device integrity and functionality. 
Label Description Range () 
Upper limit of drain voltage for current sink (Ron) 
Vdsk 3V 
mode of operation 
Limit of drain voltage at which current saturation 
VdSsat 
occurs 
Upper limit of gate voltage for which self-heating is 
negligible (elevation of the average device temperature 
Vgsana VtO + 2V 
less than 10K). The region is used for analogue 
operation. 
Vgsmax Maximum gate operating voltage 3.3V to 20V 
Vgsbd Break-down voltage for the gate oxide Up to 30V 
Vdsmax Maximum drain operating voltage Up to 1 OOV 
Vdsbd Break-down voltage at the drain Up to. 1 OOV 
VTO Threshold voltage at zero drain and bulk bias 0.5V to 3V 
\TbSmax Maximum bulk to source voltage Up to 1OV 
Table 4.1 Characteristic bias voltages for an LDMOS device. 
The voltages presented in this table are technology specific. These values are based on 
the AIvIIS 12T technology which is used throughout this thesis. A different technology 
will result in different voltages. 
() Values are given in magnitude only. Signs have to be adapted for each type of device (N- or P-
channel). 
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4.2.2 Temperature ranges 
The temperature range over which the model should be accurate extends from —40°C to 
+150°C. 
4.2.3 Electrical characteristic parameters 
The electrical parameters defined in Table 4.2 are the LDMOS DC parameters which 
are measured automatically to assess process capability. It shows the typical ranges for 
these parameters and as they are systematically measured for process-monitoring, 
statistically relevant information can be obtained. Such data will turn out to be 
interesting for the definition of corner models. 
Typical 
Name Definition Description 
ranges 
Drain voltage for operation 
Vdsi1 I 0.1 V 
in linear regime 
Drain voltage for operation 
Vd5sat / 5.0 V  
in saturation regime 
Vdsi, max. slope of Ids(Vgs), 
V10= X intcp -Vd/2 
VTO 0.5 - 3.0 [VJ Threshold voltage 
Ids(Vgs)/sqrt(Gm(Vgs)), 
X intercept of HV asymptote. 
55 - 1750 
BetaLm 
2 Vds1 ; 13(lin) = max.slope Ids(Vgs) Max. transconductance [1iAJV ] 
50 - 200 Vdsi1 , fit through Ids=2.5nA, 5nA, 
SubThLin Subthreshold slope 
[mV/dec] 7.5nA 
6.0-150 Vgs = Vgsmax, Vds=0.5 V, On-resistance of unit 
Ron 
X mm] Ron = Vds I (Ids / W) channel width 
2.5 - 200 Specific saturation current 
Id5sat Vgs= 4V, VdS=Vd5 sat 
[l.tA4Lm] per unit channel-width 
Table 4.2 Electrical parameter definitions for LDMOS devices. 
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4.2.4 DC characteristic curves 
For all configurations the source is the reference potential (Vs = 0). 
No Measurement Bias Sweeps Regions 
Sweep Vgs from 0 to Vgsmax 
DC1 Ids 11,111 
Several fixed Vds, Vdsk < Vds 	 Vdsnax  
Sweep Vg from 0 to Vgmax 
DO Ids, lbs Several fixed Vds, Vds 5 k < Vds <Vd5max II, 111 
Several fixed Vbs, -1V < Vbs < lv 
Sweep Vds from 0 to VdSmax 
DC4 Ids I, II, III 
Several fixed Vgs , VTO < Vgs 	 VgSmax  
Sweep Vds from 0 to VdSmax 
DC5 Ids I, III 
Several fixed Vgs, Vgs <VTO 
Sweep Vds from 0 to Vds max  
DC6 Ids, lbs Several fixed Vg, Vg < VTO I, II, III 
Several fixed Vbs, -1V <Vbs < 1V 
Sweep Vds from 0 to —1 
DC8 Is, Isub III 
Vsub=0, Vg <0 
Table 4.3 DC characteristics. The voltage values and voltage ranges in the table are specified for N- 
channel devices. For P-channel the quantities and signs need to be adapted. 
The characteristics described above are necessary inputs to adequately describe an 
LDMOS device. These characteristics will be measured at different temperatures and on 
different sites on a wafer and will form the basis for the extraction of the model. 
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4.2.5 Small-signal AC characteristics 
Table 4.4 defines the parameters used for small-signal AC characterisation of DMOS 
transistors. These measured characteristics should be distinguished from the 
generalised small-signal parameters to which they are related by an appropriate 
extraction procedure based on the assumption of a small-signal equivalent circuit model. 
Name Definition Description 
Cgs dQg!dVs Gate-source capacitance 
Cgd dQgldVd Gate-drain capacitance 
Cdg dQdldVg Drain-gate capacitance 
Cgb dQg/dVb Gate-body capacitance 
Gm dldldVg Transconductance 
Gmb dldldVb Back-gate transconductance 
Gds dldldVd Output conductance 
Table 4.4 Generalised small-signal parameters of LDMOS devices 
4.2.6 Pulsed characteristics 
Pulsed characteristics are usefull for the characterisation of self-heating observed in 
devices dissipating large power. By means of pulsed measurements, the self-heating can 
be eliminated; making it possible to extract the basic model accurately without thermal 
effects. Pulses of 1 ts are applied. 
No Measured Char. Bias Sweeps 
PCi Vg, Vd (oscilloscope) Pulsing Ig, imposing Id << Vdmax / Ron 
Table 4.5 Pulsed characteristics for LDMOS devices 
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4.3 Model accuracy and robustness 
4.3.1 Accuracy 
Accuracy is specified here in terms of the relative error (ratio of the absolute difference 
to the measured values) expressed as a percentage. In this document, the global model 
accuracy is described in terms of the maximum error found in specified bias and 
frequency ranges for the characteristics described above. 
An alternative and less strict definition of accuracy is based on the root-mean-square 
(RMS) relative error. This figure gives an error globalised over the whole characteristic. 
Error specifications based on the RMS criterion are less strict than specifications based 
on the maximum error; indeed for a given RMS error bound on one characteristic, some 
points may have a significantly larger error, especially if the number of points in the 
characteristic is sufficiently large. To avoid this problem, errors are specified in this 
document as the maximum error found in a given range. 
4.3.2 State-of-the art 
Many papers report good accuracy for specific devices and on a limited set of curves 
and very seldom give accuracy figures over large biasing regions or provide enough 
data to extract them. It is also noteworthy that very few papers describe models that 
have been implemented into commercial simulators.. 
Based on published results, [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] 
[20] [21] [22], as well as on the experience at ATvIIS 2 in developing DMOS models for 
variable-width devices operated in a broad range of operating points, the present state-
of-the-art can be summarised as follows: 
For DC characteristics, within the 'Ron' and 'analogue' operating regions where self-
heating is negligible, the accuracy is better than 15%. Outside these regions the 
accuracy degrades substantially. The negative slope of the measured output 
characteristics in Figure 4.2 denotes strong self-heating occurring in the device (which 
is not built into the model developed here). The measured data shown in Figure 4.2 
looks noisy. This is due to the less accurate pulsed measurements. 
2 
 AMIS semiconductor Belgium bvba is a manufacturer of application specific circuits targeting the 
automotive, medical and industrial applications. 
42 
Chapter 4: LDMOS macro-model characteristics and macro-model requirements 
Ids-Vds DMOS measurements with and without self-heating for Vgs = 1 .OV to 3.5V 
003 r 
MthSH 
- without SH 
0.025 







I 	 I 
0 5 	10 15 	20 	25 	30 	35 
Vds (V) 
Figure 4.2 Measured output characteristics of a device with W= 40jtm, VGS = 1 t 3.5V. 
Dotted lines: curves with self-heating; full lines: curves without self-heating 
Regarding the AC characteristics the situation is more complicated. The accuracy on the 
(trans-) conductances is better than 25% in the 'Ron' and 'analogue' operating regions. 
For the susceptances, less data is available. For the Cgs, Cgd and Cgb capacitances very 
little data is available. Many models simply ignore these capacitances. The reason is 
that the channel, the transition region and the drift region all contribute to Cgs, Cgd and 
Cgb. For the transition and drift regions underneath the gate-oxide, models which are 
capable of modelling both depletion and accumulation behaviour are required. Few 
models have been proposed for accumulation channels and even less have become 
available in commercial simulators. The Cgd capacitance is often modelled as a gate 
bias-independent capacitor and, as shown in Figure 4.3, this can lead to dramatic errors. 
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Scalability (i.e. the ability to maintain the accuracy specifications for various device 
widths) is ensured for widths ranging from 5tm to several hundreds of gm. Limiting 
factors are narrow-width effects at the lower end of the range and self-heating and metal 
resistance for the large devices. 
Figure 4.3 Measured capacitances (Cgs, Cgd and Cgb) of an LDMOS device with width = 80tm 
for a range of Vgs from -5V till 8V and Vds equal to OV. 
4.4 Accuracy targets for the macro-model 
4.4.1 DC 
For the improvements in region III the macro-model will need to include special 
features to account for self-heating. However, the characterisation and modelling of 
self-heating is outside the scope of this thesis. [23] [24] [25] 
Where self-heating is not observed, the DC the macro-model focuses on improving Ron 
and Ids in regions II and III. For these characteristics the general target is better than 
15% on the current and better than 10% on Ron. 
4.4.2 AC 
A challenging target for Cgd and Cgs is to raise the accuracy level to a target of better 
than 30%.[26] 
44 
Chapter 4: LDMOS macro-model characteristics and macro-model requirements 
4.5 Summary of accuracy targets 
Table 4.6 and Table 4.7 show the accuracy specified in terms of the maximum / average 
relative percentage error tolerated in the specified range. This table will be a measure 
when evaluating the results obtained by an example extraction of the model later on in 
this work. 
Parameter 
Region State-of the-art3 
DMOS Macro- 
model 
Ron I 15 10 
I 15 15 
Ids II 30 15 
III 30 15 
Gds III >100 30 
I 25 20 
Gm II 30 20 
III 30 20 
Cgs 
I 25 20 
II  25 20 
III 25 20 
Vgs<0 NA 30 
Cds 
I 100 30 
100 30 
III 100 30 
Cgd 
I 100 30 
II 100 40 
III 100 30 
I NA 25 
lbs II NA 25 
III NA 25 
Table 46 Summary of the accuracy targets specified as max. allowed percentage error. 
These targets are based on previous modelling experience at AMIS. Generally in publications no exact 
figures are given concerning the parameters mentioned in Table 4.6 and Table 4.7 
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RMS error specification for model accuracy 
Parameter Region State-of the-art 
DMOS Macro- 
model 
Ron I 15 5 
I 15 10 
Ids II 20 10 
III 20 10 
Gds III >100 30 
Gm 
I 15 15 
II 15 15 
III 15 15 
Cgs 
I 25 15 
II  25 15 
III 25 15 
Vg<0 NA 30 
I 100 30 
Cds II 100 30 
III 100 30 
Cgd 
I 100 30 
II 100 40 
III 100 20 
I NA 25 
lbs ii NA 25 
III NA 25 
Table 4.7 Summary of the accuracy targets specified as max. allowed RMS percentage error. 
Notes 
. All numbers are for RMS deviation between model and measurements in the 
considered biasing regime. All numbers are expressed in percentage. 
• Vgs < 0 for Cgs: this refers to an n-type device in common-source with Vs = 
0V. 
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4.6 Robustness specifications 
To be considered as robust, models must not cause simulator exception errors (such as 
floating point errors) or uncontrolled end of simulation events during DC or AC 
simulations in the specified temperature range, and for applied biases up to 3 times the 
Vgsmax or Vd5 max . 
4.7 Conclusion 
This chapter has presented an overview of the characteristics of LDMOS transistors and 
its associated ranges and values. Also, a definition has been given as to what 
specifications a good LDMOS model should meet. These specifications will be used 
later to verify the performance of the LDMOS model which has been developed. 
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5 MAD simulation of LDMOS transistors 
Several physical effects are observed in a DMOS transistor and these can be simulated 
in TCAD (Technology Computer Aided Design). The key effects will be presented and 
discussed in the context of TCAD, illustrating how this can be applied to help develop 
models for circuit simulation programs. 
5.1 Capacitance behaviour of LDMOS transistors 
A main figure of merit for a good LDMOS model is the accuracy of the modelled 
capacitances, as these devices are often used in switching applications.[1] Therefore an 
analysis of the capacitances for real-life bias conditions is necessary. Often the 
capacitances are shown at a drain voltage equal to zero. However, when the LDMOS is 
used in an application, the drain and gate voltage will be higher than zero. The 
capacitances have been analysed both by TCAD simulations and measurements 
(described in chapter 6). A schematic cross-section can be seen on Figure 5.1 and a 
TCAD simulated cross-section can be seen on Figure 5.2. 





N-tub = N-drift 
Figure 5.1 Schematic and TCAD cross-section view. The black dotted square 
indicates the region highlighted in the graphs on page 53. 
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Figure 5.2 Schematic and TCAD cross-section view. The black dotted 
square indicates the region highlighted in the graphs on page 53. 
5.1.1 Comparison of TCAD simulations with measurements 
Figure 5.3 compares simulated and measured capacitance characteristics. A good 
agreement is observed. The good agreement between measurement and simulations 
allows us to accept the results obtained by TCAD simulations. The remarkable feature 
in Figure 5.3 is the peak in C gd around the threshold voltage as has been reported in [2]. 
Conventional MOSFETs do not show such a peak in C gd 
6 10 
	 Capacitance measurement and simulation comparison 
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Figure 5.3 Comparison between measurements and simulations at V d . = OV. Some 
measurement noise in the data is observed on the Cg,  curve at higher gate voltages 
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5.12 Capacitances when YDS_= OV 
5.1.2.1 Gate -source capacitance ( Cg, ) 
Following the simulated Cgs curve from negative to positive gate voltage up to the 
threshold voltage on Figure 5.4, the gate-source capacitance remains low. This 
corresponds to the capacitance from the gate overlap over the n source region, plus the 
fringe capacitance from the gate sidewall. The capacitance remains at this value until 
the p-body is inverted. When this happens there is a conducting path underneath the 
whole gate, leading to an increase in capacitance. The final value at VG S>O is however 
not the oxide capacitance corresponding to the total gate-length. This is due to the fact 
that part of the signal is collected by the drain and does not contribute to C gs . The final 
value of C gs will then be dependent on the resistance in the signal path, over the drain 
and source respectively [3]. 
5.1.2.2 Gate - body capacitance (C gb ) 
The Cgb curve starts at a high value where the signal current is collected by the hole 
sheet that spans over the p-body to the drain. (See Figure 5.4) The signal is, however 
not shunted to ground by the drain because of the depletion region. When the gate-
voltage increases, the C gb curve falls rapidly as the drain leaves strong inversion and the 
signal is only collected by the accumulated hole sheet at the p-body. As the gate-voltage 
increases further, the p-body begins to deplete, leading to a progressive decrease in 
capacitance until the p-body reaches inversion. The capacitance will then become 
virtually zero since the signal is shunted to ground by the source and drain [3]. 
5.1.2.3 Gate - drain capacitance 
( Cgd) 
For the same reason as for C gs the Cgd curve starts at zero since the signal is shunted to 
ground by the p-body as (see Figure 5.4) the capacitance will remain zero until the drain 
leaves inversion and the p-body can no longer supply the drain with carriers through the 
hole sheet. The capacitance then rises to approximately the drain oxide capacitance in 
series with the drain depletion capacitance and then approaches a constant value. There 
will however be an inversion tail close to the p-body due to the built-in potential at the 
pn-junction thereby reducing the capacitance. As the gate voltage increases, this tail will 
vanish and the level of depletion decreases, leading to an increase in the C gd curve 
again. The curve will peak as the gate voltage approaches the threshold voltage of the p-
body. As the p-body becomes strongly inverted, the signal is shunted through the 
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electron sheet to the source ground. The final value is then dependent on the resistance 
in the signal path, over the drain and source respectively [3]. 
	
I 4 









	 TTTTT f7p rft~_ P n n* 
Vg>> W1 
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Figure 5.4 Cgs, Cg b and Cgd at Vd. = OV 
5.1.3 Cgs , Cg b and Cgd when VDS>  OV 
Using TCAD simulations, the analysis of C gd and Cgs was extended to non-zero drain 
biases. [4] 
to . 	 Capacitance simulation at VOn = 4V 
Cg,Vd,aOV 
- Cgn Vdn=-4V 
2 	 effect (B) - peakcqttheOave 
05 
Vg. (V) 	 - 
Cgs at Vds = OV and Cgs at Vds = 4V 
Figure 5.5 (a) Cgs and Cgd when Vds> OV 
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X io' 	 Capacitance simulation at Vds = 4V 
— Cgd Vds=OV 
CgdVds=4V 
2 
effect (B) => peak on Cgd 
C 
1 I 0 	effect (A) = decrease and 	/ 
Vga (V) 
Cgd at Vds = OV and Cgd at Vds = 4V 
Figure 5.5 (b) Cgs and Cgd when Vds > OV 
When the drain voltage is non-zero, two effects occur ((A) and (B)) as shown in figure 
5.5. 
5.1.3.1 Depletion region in the drift region under the gate : effect (A) 
When the drain voltage is higher than zero a depletion region is formed at the p-body / 
n-tub junction, extending mainly in to the lowly doped n-tub region. At VGS = OV the 
Nb region under the gate is depleted (Figure 5.6). The charges under the gate are 
controlled by the p-body. When VGS  is increased one can see that C g s is higher 
compared to the VDS = OV case (Figure 5.5). This is due to the fact that the p-body is 
already inverted (channel to the source) but there still exists a depletion region under a 
part of the gate in the drift region. The charges under the gate in the drift region are now 
controlled by the source, explaining the increase in C gs (Figure 5.6). When the 
depletion region under the gate in the drift region disappears, charges will be distributed 
over the source and the drain, giving rise to Cgd (Figure 5.5). When VGS increases 
further, a signal path under the oxide is created (Figure 5.6). 
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V G s = 8V 
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V= OV 	 V G s -  4V 	 VGS= 8V 
Figure 5.6 Depletion region in the drift region under the gate 
5.1.3.2 Sensitivity of p-body/n-tub junction to VGS: effect (B) 
When V(]s rises, a drop in the potential at the p-body / n-tub junction (internal drain 
node) is observed. This drop in voltage is caused by the channel going from saturation 
to linear regime causes. 
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When a small signal is applied, the width of the depletion region will change. As the 
source (in linear regime) can now provide charges at the n-tub plate of the junction, a 
rise in Cgs appears. As a consequence charges at the bulk plate will be attracted, giving 
rise to Cgb (Figure 5.7 and Figure 5.5(b)). 
When VGS rises further a "full" signal path will be created under the oxide, which will 
shield the junction. 
1W 
iawrkl 
Figure 5.7 Sensitivity of p-body/n-tub junction to VGS 
5.2 Intrinsic drain voltage NO behaviour in relation to gate and 
drain voltage 
The intrinsic low-voltage MOS transistor is delimited by the source of the high voltage 
transistor and the end of intrinsic inversion channel (VK is the potential of the boundary 
between the p-region and the extended drain n-region, VBB is the potential at the Birds 
beak, see Figure 5.8). 








Figure 5.8: Cross section of an LDMOS indicating the 
location of VK and VBB. 
TCAD simulation allows analysing the variation of VK in all regions of transistor 
operation with respect to the gate and drain voltages. For these numerical simulations 
self-heating was not included consequently its impact on device characteristics is not 
discussed. From Figure 5.9 one can see that VK remains below 7V. The VK-pOiflt can be 
seen as the drain of the channel region as the external drain of the device is swept up to 
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50V, therefore one can say that VK remains at a low voltage, similar to that applied to 
normal MOS devices. 
Based on this knowledge, a decision was made to use a standard low voltage model 
BSIM3V3.2, to model the intrinsic channel. 
The analyses of VK provides information on the operating region (linear / saturation) of 
the intrinsic MOS and the variation of the voltage drop over the drift region. Figure 5.9 
shows the detailed behaviour of VK as a function of VDS and VGS. A test-structure to 
measure and check these observations was developed, and is called MESDRIFT. This 
test-structure is discussed in detail in chapter 6. 
50 
VG(V) 	- 0 0 	 VD(V) 
Figure 5.9 LDMOS channel voltage variation as a function of VGS and VDS 
In previous publications [5][6], it has been shown that an analysis of the internal drain 
voltage (VK) is a valid indicator to extract the drift region resistance behaviour. An 
explanation for the VK behaviour was given based on an analysis of the depletion 
regions present in the LDMOS device. A correction of these findings was needed, as the 
potential distribution in the LDMOS transistor is not only determined by the voltages 
applied to the gate and drain, but also by the current density and associated space 
charge. The simulations in Figure 5.10 show the effect on VK and VBB of an open source 
(i.e. no current flowing in the device) compared to the normal condition (a grounded 
source with current flowing in the device). For VGS < VT, the transistor is off and the 
curves for open and grounded sources merge. VK is linearly dependent on V C's due to 
capacitive coupling of the gate. For the case when the source of the transistor is 
grounded, current starts to flow in the transistor from the moment VGS exceeds VT.  The 
space charge associated with the majority carriers in the drift region will alter the 
potential distribution in the device, and hence also the VK potential, provided the 
electron concentration is the same or exceeds the donor concentration in the drift region. 
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This is, in particular, true for LDMOS devices with a lightly doped drift region. It is 
evident from Figure 5.10 that without current flow in the device, VK monotonically 
increases as a function of VGS, whereas in real operating conditions (source grounded), 
the VK potential starts to diverge from this as soon as VGS > V1 . For some biasing 
conditions, the VK potential even starts to decrease. Clearly, the effect of the current 
flow has a large effect on the VK potential, and as such needs to be taken into account 
when evaluating VK. 
16 	VBB 	source 
X V <  open source 
14 -e- VBB contacted source 









Figure 5.10. VK and VBB as a function of VGS with source closed and open at VDS = 
I OV. 
An analysis of the potential, current flow and space charge has been performed using 
2D device simulations. The resulting space charge simulations are presented in Figure 
5.11, with the length of the accumulation layer identified as La cc and the length between 
the channel and the field oxide being denoted by Loveriap. It can be seen that for VGS > 
V1, part of the lowly doped n-type region under the gate oxide forms an accumulation 
layer where the current flows. This accumulation layer becomes larger for increasing 
VGS and at approximately VGS=7V,  it reaches the tip of the bird's beak (see Figure 
5.11(b)). From this point on (L acc > Loveriap), the lateral extension of the accumulation 
layer is less dependent on VGS because of the thicker field oxide, which forms the bird's 
beak, resulting in less gate coupling. 
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Figure 5.11. Space charge behaviour for different bias conditions: (a) V = 
4.2V ; (b) V, = 7.OV ; (c) Vcs = 9.6V. For all simulations YDS  was set to IOV. 
To explain the VK and VBB behaviour, it is instructive to plot the contributions of the 
channel, accumulation and field oxide drift regions to the total resistance. This is 
presented in Figure 5.12 as a function of VGS, for VD5=1OV. This shows the channel 
resistance decreases monotonically with increasing VGS. The field oxide drift resistance 
decreases with VGS until the space charge region reaches the tip of the bird's beak (at 
around VGS = 7V). Further increases in VGS show that the gate control on the field oxide 
drift region then becomes very small, and as such the field oxide drift resistance 
saturates. A similar saturation is observed for the accumulation region, but at a higher 
V6. This can be explained by the higher gate coupling (thin oxide) of the accumulation 
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region. In the end, the channel resistance also starts to saturate. These three 
contributions to the total transistor resistance determine the VK and VBB  potential in the 
device, as the channel, accumulation and field oxide drift resistors are in series and 
hence act as a voltage divider. For example, inspection of the potential at the bird's beak 
(VBB), shows that the field oxide drift resistance completely saturates when VGS> 7V, 
whereas both the channel and the accumulation resistance decrease further for 
increasing values of VGS. A larger potential drop occurs over the field oxide drift 
resistor, and hence the VBB potential will start to decrease as can be observed in Figure 
5.10. A similar explanation holds for the VK potential due to saturation of the 
accumulation layer resistance, at a higher VGS  voltage (see also Figure 5.10). 
The dependence of VK and VBB on VOS is straightforward. When VDS  is increased, a 
wider depletion layer is formed between the P-body and N-tub regions. As a result of 
the larger depletion width, a higher gate voltage is needed to accumulate the lowly 
doped n-type region under the gate oxide. As VDS increases, the maximum value of VK 
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Figure 5.12. Variation of the channel, accumulation and field oxide drift 
region resistance (R h.., Racc and Rdjfj as a function of VGS (VDS=IOV). 
Me 
Chapter 5: TCAD simulation of LDMOS transistors 
5.3 Conclusion 
By performing TCAD simulations, a better insight into the "internal" device behaviour 
has been obtained. The main achievement is a good understanding of the capacitance 
behaviour of an LDMOS at typical operating bias conditions (V DS > OV). This 
information has proven to be very helpful when developing the AC-model. 
Another interesting analysis was that of the internal drain behaviour VK.  The analyses of 
VK have provided information on the behaviour of the drift region. A good LDMOS 
macro-model should mimic this behaviour to have all its components remaining at 
physical bias conditions. 
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6 Description and results of the test-structures 
developed for the analyses and characterization of 
LDMOS devices 
6.1 Introduction 
Test-structures are devices or a set of devices, used to analyse or verify a certain part of 
the device behaviour. This chapter describes the different test-structures that were 
developed and used for building-up and extraction of the macro-model. These test-
structures and test-devices are designed so that they can be used to characterise either 
some of the behaviour observed from the TCAD simulations, or the complete device 
itself. 
6.2 Introduction to the MESDRIFT test-structure 
Among the most critical issues for accurate design, modelling and simulation of 
LDMOS transistors are the bias-dependent characteristics of the drift region and their 
impact on the overall transistor performance. Especially, the bias-dependent drift 
resistance (origin of quasi-saturation phenomena) and the CGS and CGD capacitances are 
the source of crucial interest for modelling and characterisation. 
A new test-structure, MESDRIFT, has been developed. The MESDRIFT test-structure 
can provide useful information about temperature influence, self-heating and hot-carrier 
stress. This test-structure and extraction method was developed together with the Swiss 
Federal Institute of Technology Lausanne, Electronics Laboratory, Switzerland. 
(EPFL) [ 1 ] 
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6.2.1 The MESDRIFT test-structure: device, DC experiments and 
numerical simulations 
















11:1FIC, 41 ' 
Gate 
Drain 
Figure 6.1 Cross section of MESDRIFT test structure and associated HP4 156 measurement set-up. 
K-contact (n+ type) is designed in the drift region (close to pn junction) and its width, WK, is 
negligible compared to DMOS width, W. 
The MESDRIFT test-structure reproduces the architecture of an XDMOS, with the key 
difference that a small contact is smartly engineered in the drift region, near the end of 
the MOS channel. This K-contact is designed for probing the intrinsic drain voltage, VK 
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(at the end of the intrinsic channel), without significantly impacting the electrical 
characteristics of the overall HV MOS device. As demonstrated in Figure 6.2, this is 
successfully achieved when the device width, W, is much larger than the size of the K-
probe contact. Due to the introduction of the K-contact a higher impact ionisation rate is 
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Figure 6.2 Typical output characteristics, 'DS  vs. VDS, of X-DMOS (solid) and MESDRIFT 
(symbol) (both with W=40 lirn): very good agreement is observed (including quasi- 
saturation region) demonstrating that the K-contact does not significantly change the HV 
MOSFET characteristics. 
Figure 6.3(a) depicts the IDS-VGS characteristics of the intrinsic and extrinsic MOS 
devices at the same equivalent drain voltage (VDS=VK) that captures the effect of the 
drift bias-dependent series resistance, Rdf, on the DC characteristics. At low drain 
voltage and uniquely based on the difference between the coefficients of mobility 
reduction with the transverse field in intrinsic and extrinsic channels, the Rth.jf t-
parameter is deduced, Figure 6.3(b). 
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Figure 6.3 a) Intrinsic and extrinsic IDS-VGS and gm-V, at V=VDS=5OmV, measured with MESDRIFT mirroring 
X-DMOS, b) Extracted Rdrift at low VDS (=SOmV). 
For extended analysis over all the operation range (including quasi-saturation), the VK 
dependence on external VG5 and VDS, is presented in Figure 6.4. 
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Figure 6.4 Intrinsic drain (key) voltage, VK, vs. V 5  with VGS as parameter, experimentally revealed by 
MESDRIFT. 
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The overall Rdrift as a function of VG and VD shown in Figure 6.5, is extracted based on 
the drift voltage drop, Vdflft=VD-VK at a given injected drain current, IDS. 
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Figure 6.5 Drift resistance, Rd.-,ft vs. VDS for a range of VGS, as experimentally extracted with 
MESDRIFT (X-DMOS) at room temperature 
Thus, for the first time, the experimental Rdrift variation with the device bias is 
experimentally accessible over the full operation range and the two-decade variation 
that has been reported is explained by the drift depletion control by VGS and VDS, and by 
the formation of an accumulation layer under the extension of the thin oxide. Numerical 
simulation (Figure 6.6) has been used to extensively validate the results obtained with 
the MESDRIFT test-structure; very good qualitative agreement is obtained and the 
quantitatively higher VK extracted for fabricated MESDRIIFT test-structures is related to 
a non-zero distance between the K-contact and the end of the intrinsic channel. 
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Figure 6.6 Intrinsic drain voltage, VK, predicted by numerical simulation with calibrated 2D 
structure, calibrated on X-DMOS characteristics. Inset: drift depletion pinch-off limit highlighted. 
In analogue operation (low VDS and VGS), Rch and Rdrift are comparable, while for 
large VGS and/or VDS (>5V), Ron is dominated by Rdrift. This highlights how critical 
the accuracy of Rdrift extraction is for precise modelling of LDMOS devices. 
6.2.2 DMOS temperature dependence with the MESDRIFT test-structure 
The MESDRIFT test-structure behaviour has been investigated over the range of 25°C 
to 150°C by monitoring the evolution of key parameters of the intrinsic MOSFET 
(threshold voltage, low field mobility, subthreshold swing, etc.). These are shown in 
Figure 6.7 and Figure 6.8. 
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Figure 6.8 Low field mobility, pw, vs. temperature, T, for X- and L-DMOS. 
Typical signatures of measured DMOS transistors in terms of the temperature 
coefficients of mobility have been extracted (n = -2,) as shown in Figure 6.8. Rdrift vs. 
temperature at various bias conditions is shown in Figure 6.9. This analysis enables a 
good thermal behaviour of the drift resistance to be developed. 
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Figure 6.9 Rdrift (R0) vs. VDS at constant VCS with the temperature, T, as a parameter. 
From Figure 6.10 it can be observed that the influence of the temperature in terms of 
RdriftiRon is significant. The magnitude of the temperature effect is masked in Figure 
6.10 due to the high VGS  dependency of the Rdrift. 
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Figure 6.10 Influence of temperature on Rdrift/Ron characteristics revealed by 
MESDRIFT. 
These results have demonstrated that by a simultaneous, yet separate, calibration of the 
intrinsic MOSFET excellent accuracy can be achieved. 
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6.2.3 Self heating characterization with the MESDRIFT test-structure. 
Transients and self-heating effects of DMOS transistors with the MESDRIFT test-
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Figure 6.11 Dynamic behaviour of MESDRIFT (X-DMOS) highlighted by a simple pulsed 
measurement set-up designed to study self-heating in HV MOSFETs: VDS and VK time 
constants are different. 
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Figure 6.12 Effect of pulse duration on the reconstructed output characteristics (Vgs=12V) 
of X-DMOS. The self heating appears acceptably eliminated when t PUL, < 10 is. 
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Both VDS(t) and VK(t)  transients are recorded after abruptly switching VGS,  and 
compared in order to identify the best conditions for pulsed measurements in order to 
provide characteristics free of self-heating. For our DMOS devices, it is found that for a 
pulse duration of less than 10 ps acceptably eliminates self heating, as shown in Figure 
6.12. These results will be used later on in this thesis to develop the approach to obtain 
self-heating free characteristics 
6.2.4 Hot carrier investigations with the MESDRIFT test-structure 
Another insight offered by the MESDRIFT test-structure concerns the hot carrier 
degradation of HV MOSFETs. Figure 6.13 and Figure 6.14 show how one can 
distinguish between drift region and intrinsic channel degradations using the 
MESDRIFT test-structure. 
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Figure 6.13 Degradations of Rch, Rdrift, Ron induced by hot carrier measurements conducted on 






Chapter 6: Description and results of the test-structures developed for the analyses and 
characterization of LDMOS devices 





	—&--- R j VG = 12V VD = 1 OOmV 







100 	 1000 	 10000 
	
100000 
stress time (s) 
Figure 6.14 Degradations of Rch, Rdrift, Ron induced by hot carrier measurements conducted on 
MESDRIFT with V=98V and VGS=4.5V (at max Ibody): Rdrift<O, Rch is significantly more 
degraded than in Figure 6.13. 
By comparing the stress impact on LDMOS devices with on the one hand (a) high VGS, 
high VDS and on the other hand (b) high VDS, maximum of body current 'B'  it was 
validated that in DMOS transistors the degradation can be assisted by both electron 
and/or hole injection as recently claimed in [5]. By comparing the results of Figure 6.13 
and Figure 6.14, one can observe that Rdrift increases (Figure 6.13) or decreases (Figure 
6.14) depending on the type of the stress (a or b) applied to the device. Furthermore, the 
MESDRIFT test-structure highlights that stress at 'Bm  results in more degradation of 
the intrinsic channel, compared with stress at VGSmaX. Finally, it should be noted that 
such detailed analysis of hot carrier degradation is almost impossible without the help of 
the MESDRIFT test-structure. 
6.2.5 Conclusion of MESDRIFT structure 
In conclusion, the MESDRTFT test-structure fully supports new DC and AC 
characterization methods that are simple, accurate and universal, because it is 
independent of the drift architecture of any asymmetrical HV MOSFET. 
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6.3 W-array test-structures: 
The W-array test-structure consists out of an array of DMOS transistors with a range of 
widths. This test-structure is required for the DC model-extraction. The total width is 
varied from a few microns to several hundreds of microns. This width variation can 
either be achieved by either increasing the width of the individual device fingers or by 
increasing the number of fingers, i.e. by mirroring the device. An example can be seen 
in Figure 6.15. 
F! 
b) 
Figure 6.15 W-array (a) overview of a W-array test-structure containing 17 LDMOS transistor 
variations. (b) Close-up 
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The following measurements are performed on the test-structure: 
• IDS-VDS at different VG5 at different temperatures ( T= -40°C, 25°C, 85°C, 
125°C) 
• IDs-VG5 at different VDS at different temperatures ( T= -40°C, 25°C, 85°C, 
125°C) 
Measurement results for a n-type LDMOS transistor are presented in Figure 6.16 
0 . 
0 	 2 	 4 	 6 	 8 	 10 	 12 
VGS  (V) 
(a) IDS-VGS at VDS=O.1V, Temp = 25°C, Width = 40um 
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(b) I. - VD5 at VGS = 2.7V; 3.OV; 3.3V; 3.6V, Temp = 25°C, Width = 40um 
Figure 6.16 DC LDMOS measurement results of a W-array test-structure 
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(c) 's - VDS at VGS = 3.OV; 4.5V; 6.OV; 7.5V; 9.OV; 10.5V; 12V, Temp = 25 0C, Width = 
4Oum 
Figure 6.16 DC LDMOS measurement results of a W-array test-structure 
6.4 Junction diode test-structure 
The junction diode test-structure is used to characterise the junctions present in an 
LDMOS. The test-structure contains 3 different diodes for each type of junction based 
on combinations of the area and perimeter of the diodes. The purpose of these variations 
is to make a combination in such a way that only two parameters are changed. Based on 
this, one can extract the area and perimeter contribution. 
An example is given in Figure 6.17 
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Close-up of the junction diode test-structure, on the left one can see the dotted structures, in the 
middle the stripe and on the left the planes. 
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Sample results for the pbody - BLN junctions are illustrated in Figure 6.18 
13T50 PBD_BLN Diode (DOT structure) 	
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(a) capacitance curve for a DOT and a STRIPE structure of the PBODY-BLN diode 
pwell_bln junction diode (dot) 
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(b) current curve for a DOT and a STRIPE structure of the PBODY-BLN diode 
Figure 6.18 Measurement results of the junction diode teststructure for the Pbody-BLN diode 
6.5 RF-measurement test-structure 
The RF measurement test-chip is required for the AC characterisation of the DMOS 
transistors. The AC-extraction is based on S-parameter extraction. 
For each LDMOS transistor, a set of transistors is selected with a combination of width 
and number of fingers. S-parameters require the pad/interconnect effects to be 
accounted for and an example of the structures used to perform this is given in Figure 
6.19 
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Figure 6.19 RF-test-structure frame 
6.6 Introduction to capacitance extraction based on s-
parameter measurements 
6.6.1 The definition of S-parameters [7] 
R 
incident reference I! 
 
Figure 6.20 S-parameter compared with reflection and transmission through a pair of spectacles 
Scattering parameters, also called S-parameters, belong to the group of parameters used 
in two-port theory. Like the Y or Z parameters, they describe the performance of a two-
port completely. Unlike to Y and Z, however, they relate to the travelling waves that are 
scattered or reflected when a network is inserted into a transmission line of a certain 
characteristic impedance Z0 . Therefore, S-parameters can be compared to reflection and 
transmission of light through a lens. (Figure 6.20) 
S-parameters are important in design because they are easier to measure and to work 
with at high frequencies than other kinds of two-port parameters. They are conceptually 
79 
Chapter 6: Description and results of the test-structures developed for the analyses and 
characterization of LDMOS devices 
simple, analytically convenient and capable of providing detailed insight into a 
measurement and modelling problem. However, it must be kept in mind that ,like all 
other two-port parameters, S-parameters are linear by default i.e. they represent the 
linear behaviour of the two-port. 






I22I J 	2I 
!1II 	JI2I (!! I (6.1) 
with 
I 1J 	 power wave travelling towards the two-port gate 
I 	power wave reflected back from the two-port gate 
and 
power reflected from port I 
!12I 	power transmitted from port2 to port 1 
I ~i 2lj 	 power transmitted from port 1 to port2 
I 221 	 power reflected from port2 
Note: a, b and S, are effective values and not peak values of the corresponding sine 
functions. 
This means that S-parameters relate travelling waves (power) to a two-ports reflection 
and transmission behaviour. Since the two-port is embedded in a characteristic 
impedance of Z0, these waves can be interpreted in terms of normalised voltage or 
current amplitudes. This is illustrated in Figure 6.21. 
LUE 
Chapter 6: Description and results of the test-structures developed for the analyses and 
characterization of LDMOS devices 
S-Parameters and Characteristic Impedance ZO 
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Starting with normalized c 	normalized amplitudes 
power to Zi for voltage and current 
Pvi 	= p 	= V * = 
Figure 6.21 S-Parameters and characteristic impedance Z 0 
In other words, we can convert the power flowing into the two-port to obtain a 
normalised voltage amplitude of 
Vtowards - twport a, 
= 	
(6.2) 
and the power out of the two-port can be interpreted in terms of voltages as 
bi 
= 	- from - twoporl 
(6.3) 
The following signal flow graph (Figure 6.22) gives the situation for the S-parameter 
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Figure 6.22 signal flow 
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Looking at the S-parameter coefficients individually, we have: 
s 	= Vrefle.ted - at - port I 	 12 	




Y1 	1'owards_Portl/ = 
S 21 	
V0fOf'- port2 	 s, 	= Vreflecled (JJport 2 - - 
I 	owarLc - port I 	 - -- 	2 	owardt - port 2 
/g2 =O 	 /a 1 =0 
Si, and S 21 are determined by measuring the magnitude and phase of the incident, 
reflected and transmitted signals when the output is terminated in a perfect Z0 load. This 
condition guarantees that a2 is zero. S 11 is equivalent to the input complex reflection 
coefficient of the DUT, and S2 1 is the forward complex transmission coefficient. 
Likewise, by placing the source at port 2 and terminating port I in a perfect load 
(making a 1 zero), S22 and S 12 measurements can be made. S22 is equivalent to the output 
complex reflection coefficient of the DUT, and S 12 is the reverse complex transmission 
coefficient. 
The accuracy of S-parameter measurements depends greatly on how good a termination 
can be applied to the port not being stimulated. Anything other than a perfect load will 
result in a 1 or a2 not being zero (which violates the definition for S-parameters). When 
the DUT is connected to the test ports of a network analyser and no account has been 
taken of the imperfect test port match, then the measurement will not satisfy the 
condition of a perfect termination. 
For this reason two-port error correction, which corrects for source and load match, is 
very important for accurate S-parameter measurements. 
6.6.2 Characteristic S-parameter values 
S 11 and S-'2 
value interpretation 
-1 all voltage amplitudes towards the two-port are short circuited 	(short) 
o impedance matching, no reflections at all 	(501) 
+1 voltage amplitudes are reflected 	(open) 
The magnitude of S 11 and S 22 is always less than 1. Otherwise, it would represent a 
negative ohmic value. On the other hand, the magnitude of S 21 (transfer characteristics) 
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can exceed the value of I in the case of active amplification while the magnitude of S 1 2 
(reverse) is usually much smaller than 1. Also, S 21 and S 12 can be positive and negative. 
If they are negative, there is a phase shift. 
S21 and S 12 
Magnitude interpretation 
o no signal transmission at all 
<1 input signal is damped in the 4 environment 
+1 unity gain signal transmission in the Z0 environment 
> +1 input signal is amplified in the Zoenvironment 
The numbering convention for S-parameters is that the first number following the S is 
the port at which energy emerges, and the second number is the port at which energy 
enters. So S 21  is a measure of power emerging from port 2 as a result of applying an RF 
stimulus to port 1. 
6.6.3 Understanding the Smith chart 
What makes S-parameters especially interesting for modelling, is that S 11 and S22 can be 
interpreted as complex input or output impedances of the two-port (including the 
termination at the opposite side of the two-port with Z 0). 
Hence they are usually plotted in a Smith chart and the following is intended to explain 
the basics of such Smith charts. 
The Smith chart is a transformation of the complex impedance plane Z into the complex 






with the systems reference impedance Zo = 509 
As a result the right half of the complex impedance plane Z is transformed into a circle 
in the F -domain. The circle radius is 1' (see Figure 6.23). 
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Figure 6.23: the relationship between Sxx and the complex impedance of a twoport. 
On the other hand, using a network analyzer with a system impedance of 4, the 





where v 1 is the complex voltage at port 1 and v 01 the stimulating AC source voltage 





Figure 6.24: about the definition of S 11 (S22 is just analogous). 
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Under the assumption that Z is the complex input impedance at port 1 and Zo is the 
system impedance, then by using equation 6.6 and the resistive divider formula we 
obtain: 
S 11 =2x_R  
R+Z0 	R+Z0 
(6.7) 
This is the reflection coefficient F from port I. So, if the reflection coefficient F (resp. 
Sii or S22) is known, we get for the complex resistor Z: 
H-F 	l+S11 
Z Z0 x == Z O x - , with usually Z0 - 50Q 	 (6.8) I 	iii: 	I 	S 11 
This explains how to obtain the complex input/output impedance of a two-port directly 
from S 11 or S 22 , when plotting these S-parameters on a Smith chart. 
Figure 6.23 shows a square with the corners (0/0), (5010), (50/j50) and (0/j50), tn the 
complex impedance plane and its equivalent in the Smith chart with Z0=50. The 
angle preserving property of this transform can be observed (rectangles stay rectangles 
close to their origins). It can also be seen how the positive and negative imaginary axis 
of the R plane is transformed into the Smith chart domain ( F), and where (501j50) is 
located on the Smith chart. Also it can be verified that the centre of the Smith chart 
represents Z0 , i.e. for Zo=50, the centre of the Smith chart is (50/jO). 
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Z, 	Z. 








Figure 6.25: How the complex resistance plane is transformed into the Smith chart: Smith Chart 
rectilinear impedance plane onto a polar plane. 
This allows us to make the following statements: (Figure 6.26) 
• Values plotted on the Smith chart on the real axis represent ohmic resistors 
• Values plotted on the Smith chart above the real axis represent inductors 
• Values plotted on the Smith chart below the real axis represent capacitors 
Z() 
Figure 6.26 Smith chart overview 
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6.7 Capacitance calculation for a LDMOS transistor from measured 
s-parameters. 
6.7.1 Measurement set-up 
A schematic of the test system used in this work is shown in Figure 6.27: 
GPIB 
Figure 6.27 Schematic overview of the measurement setup 
The main components of the test system are a Vector Network Analyser (VNA), a 
prober, an analyser linked to a PC through a GPIB (General Purpose Interface Bus) 
connection. A program was developed in Labview [8] to control the measurements. 
6.7.2 Conversion from V-parameters to C gs, Cgd and Cg b capacitances. 
The values for S 11 , S 1 2. S 21 and S 2 2 are obtained from the measurements and to 




 41 ± s2. )x(1 - S 1  )+ S 2 xS, 1 ) 50.0 	 (6.9) 
1+ S 22 +S1 ±S 1 xS22  —S 12  xS 71 
x((l + S12)x S 12 - S 1 , x(l - s22)) 
= 50.0 	 (6.10) 
 i + s2. +S11 + S1 1  x S2, -S12 x S, 1 
—s,, x(1+S)) 
 50.0 2 
= 1+S,,+S 11 +S 1 xS,,—S,xS, 
x((l—S,,)x(1+S 1 )+S 1 , xS, 1 ) 
Y 	 (6.12) 50.0 22 
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From these Y-parameters we can calculate the C gs+Cgb and C gd capacitances: 









 + 2) 
—1 
Cgd = ,




The frequency at which the capacitances are extracted is set to around 500 Mhz, based 
on the analyses of the measurement data. 
These S-parameter measurements and conversions result in C gs, Cgd and Cgb curves as 
shown in Figure 6.28 
0 1 	 I 	 I 
-5 0 5 	 10 
VGS 
(a) CGS+CGB and CGD extraction results for VDS = OV 
Figure 6.28 Extraction results of the RF measurement test-structure 
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(b) CGS+CGB and CGD extraction results for a VDS = 20V 
Figure 6.28 Extraction results of the RF measurement test-structure 
6.8 Conclusion 
A complete set of test-structures have been designed and measured to analyse DMOS 
transistors and extract their model-parameters. A novel MESDRIFT test-structure has 
been developed and was found useful on various domains of the DMOS characterisation 
(VK behaviour, self-heating, hot-carrier) 
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LDMOS macro-model: definition I extraction procedure I 
worst-case corner generation 
7.1 Introduction 
Based on the findings of chapter 5 and chapter 6, a macro-model has been developed. 
As a first step, a topology is proposed and then the functionality of the topology is 
confirmed and an extraction procedure developed. As a model should be able to 
accurately predict process variation on the device, worst case models and a procedure to 
extract these models must be available and this thesis proposes a novel methodfor this 
task, based on neural networks. A key element of establishing the model is to verify its 
performance against the targets set in chapter 4. 
7.2 Macro-model topology 
The non-standard behaviour of the LDMOS device, as described in chapter 4 and 5, 
cannot be rendered with the standard BS[M30.2 MOS-model. The proposed topology 
of a macro-model is shown in Figure 7.1. This topology will be called FRERE_V1. 
Gate 




Figure 7.1 Sub-circuit model of LDMOS device (FRERE_VI) 
Key features of this macro-model are: (1) the adapted JFET (J I), modelling the drift 
region and (2) the shorted PMOS transistors (M2 and M3), which model the drift region 
under the gate oxide. Special attention has been given to the modelling of the K-point 
behaviour. 
IF 
Chapter 7: LDMOS macro-model: definition / extraction procedure I worst-case corner 
generation 
In the second stage the topology was improved to that shown in Figure 7.2 which will 





Figure 7.2 Sub-circuit model of LDMOS device (FRERE_V2) 
This was introduced to further improve of the robustness of the model as will be 
explained later. 
7.2.1 MOS transistor Ml (channel) 
The channel region of the DMOS transistor is modelled, based on the standard low-
voltage MOS model, BSIM3.3V2 [1]. The BSIM3.3V2 model requires a large set of 
parameters, which are dedicated to modelling low-voltage MOSFETs. However due to 
the topology of the model only a small set of them need to be extracted. This low-
voltage model is well known for standard MOS devices. The BSIM3.3V2 model is 
implemented in almost all SPICE circuit simulators, and is thus generally available. It 
has also been optimised in these simulators to minimise the time needed to simulate, 
and converges in all operating regions. However, this model presents some limitations 
when modelling the channel of an LDMOS. BSIM3V3.2 has some limited non-uniform 
doping effects such as reverse short channel effect and vertival doping effects for VBS 
influence on VTH. Unfortunately it is not able to model non-uniformly doped regions 
present in an LDMOS. This poses no real problem for the DC behaviour of the 
LDMOS model. However, for the AC behaviour, this introduces some limitations, 
which will be described later. 
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7.2.2 JFET JI (drift region) 
The drift region is modelled using an adapted MET model and the equations are based 
on the Schichman & Hodges model [2]. The behaviour of the LDMOS drift region, as 
described in chapter 5, requires the JFET model to be adapted. To implement this, a 
Verilog-A module has been used. This contains standard JFET equations with the 
addition an LDMOS gate-voltage dependent VT. This component has proven to be key 
to the overall model behaviour, as it models the VK behaviour. A more detailed 
description is given in section 7.3.2. This Verilog-A module introduces a significant 
increase in the time needed to simulate. Fortunately, once the model has been fully 
verified, this component can be compiled in native simulator code, which will 
drastically improve the simulation speed. 
7.2.3 Shorted p-type MOS transistor M2 & M3 
Two shorted p-MOS transistors (for an n-type DMOS model) were inserted, to model 
the region where the n-tub is overlapped by the gate and field oxide. This region 
changes from inversion to depletion to accumulation with increasing VGS  as detailed in 
chapter 5. The transistors are connected so that there is no contribution to the DC-
behaviour of the model. These two components model the bias dependent AC 
behaviour as previously described in chapter 5. In a second stage these shorted p-type 
MOS transistors were replaced by a Verilog-A module, with the same basic 
functionality. However, this introduced more flexibility in modelling the AC behaviour 
of the LDMOS device, which led to a significant improvement of the model accuracy. 
7.2.4 Diodes Dl & D2 
The separation of the body-drain diode into two elements located on each side of the 
drift-region JFET (J I) is important in order to correctly simulate the several pronounced 
peaks visible in the capacitance characteristics. 
7.2.5 Diode 03 
This diode is inserted to model the junctions present between the different layers from 
drain to substrate. The exact topology of the diodes varies from device to device, 
depending on the technology in which the device is implemented. 
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7.2.6 Resistor RI 
This resistor is required to model the Ron behaviour of the LDMOS transistor. This 
resistor models the resistance allocated under the field-oxide that is gate independent. 
7.3 Detailed description of the macro-model components 
7.3.1 Standard available components 
In SPICE simulators a set of components represented by different models are built into 
the simulator code. For example, to simulate a MOS transistor one can choose between 
level 1, level 2, level 3, BSIM3v3.2, etc. Each of these models have their equations 
hard-coded inside the simulator, which increases simulation speed and enhances 
robustness. 
The proposed macro-model has been built in such a way that a maximum number of 
standard devices are available in the SPICE simulator. If a component is needed with 
characteristics that are not implemented by the circuit simulator, a general available and 
accepted programming language Verilog-A [2] is available. The Verilog-HDL standard 
originates from the high level circuit description language which has been adapted to 
Verilog-A enabling the user to describe component-behaviour. As mentioned before, it 
is possible at a later stage, to compile these verilog-A modules into standard 
components available in the circuit simulator. 
MOS model BSIM3V3.2 
The BSIM3V3.2 model is used to model the channel region of the DMOS transistor and 
to model the AC-behaviour by means of two shorted MOS transistors. BSIM3V3.2 was 
chosen because it is a widely accepted and supported model, which has a high level of 
accuracy in DC as well as in AC operation. In a second stage the shorted MOS 
components are replaced by Verilog-A modules, to further improve the accuracy. 
Junction Diode level 1 model 
The following effects are included in the junction diode model: forward characteristics, 
reverse leakage current, breakdown, parasitic resistance, diffusion capacitance and 
depletion capacitance. 
Standard Resistor model 
A standard resistor is introduced to model accurately the R 0 behaviour of an LDMOS. 
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7.3.2 Adaptation of Schichman & Hodges JFET model for modelling of 
OMOS drift region 
When evaluating the standard available JFET component, it is observed that, depending 
on the JFET parameter values, one can model some regions of the LDMOS accurately 
for certain values of Vgs but unfortunately not all regions. 
Thus, a custom made component is necessary. The Verilog-A module (available from 
the SPECTRE standard library), which describes the Schichman & Hodges MET 
model, was used as a starting point. 
The operation of the JFET is such that, when a more negative voltage is applied to the 
gate of the MET, the device becomes more resistive as the depletion regions expand, 
thus narrowing the channel of the JFET. The gate voltage of the MET is in fact the 
voltage between the bulk and the VK point of the macro-model. Thus, an increase in VK, 
making the gate voltage of the MET more negative, will result in a higher JFET 
resistance, which corresponds to the behaviour detailed previously in chapter 5. The 
adaptation of the JFET model provides the capability for the threshold voltage of the 
MET to be dependent on the gate voltage of the LDMOS (Figure 7.3), which is 
essential for the model to achieve a good overall accuracy. When the threshold voltage 
of the JFET is fixed, a large increase in VK would pinch off the JFET channel 
completely, resulting in the drift region resistance being too high. By making the 
threshold voltage of the JFET increase with VGS, the use of a wider voltage range is 
possible, as the JFET will never pinch off completely. Figure 7.4 shows the SPICE 
simulation result of VK.  The high VK value when VGS is below VT is due to the fact that 
there is no current flowing. When VG5 is higher than V1, the behaviour is similar to that 
shown in Figure 7.5 although it should be noted that the voltage level is higher. This 
can be explained by the fact that the voltages obtained by TCAD simulations are highly 












Figure 7.3. NET VT dependence as a function of VGS. 
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Figure 7.4. VK as modelled by a JFET as a function of VG5 at VDS=1OV. 
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Figure 7.5. VK and VBB as a function of VGS with source closed and open at VDS = IOV. 
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To improve the robustness of the Verilog-A module, the "IF-THEN-ELSE" statements 
were replaced by infinitively differentiable functions. This ensures that when the 
function is differentiated, no discontinuities appear. 
The Verilog-A code is detailed in Appendix A 
7.3.3 Shorted MOS devices for AC modelling 
From Figure 7.1 one can observe that the source and drain terminals of transistors M2 
and M3 are connected together to guarantee that they will not influence the DC-model. 
The bulk terminals of the transistors are connected to the source / drain node of the 
MET. This means that the Cgb capacitance of the shorted MOS transistor is used to 
model the Cgs and Cgd capacitance of the LDMOS. 
The type of shorted MOS ( n-type or p-type) depends on the type of DMOS being 
modelled. For an n-type DMOS, p-type shorted MOS transistors are used. (Figure 
7.6(A)). 















OV 	Vth 	 Vgs M 
(A) Capacitance behaviour for an n-type of MOS transistor 
Figure 7.6 Capacitance behaviour for different types of MOS / DMOS transistors 
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To improve the robustness of the Verilog-A module, the "IF-THEN-ELSE" statements 
were replaced by infinitively differentiable functions. This ensures that when the 
function is differentiated, no discontinuities appear. 
The Verilog-A code is detailed in Appendix A 
7.3.3 Shorted MOS devices for AC modelling 
From Figure 7.1 one can observe that the source and drain terminals of transistors M2 
and M3 are connected together to guarantee that they will not influence the DC-model. 
The bulk terminals of the transistors are connected to the source / drain node of the 
JFET. This means that the Cgb capacitance of the shorted MOS transistor is used to 
model the Cgs and Cgd capacitance of the LDMOS. 
The type of shorted MOS ( n-type or p-type) depends on the type of DMOS being 
modelled. For an n-type DMOS, p-type shorted MOS transistors are used. (Figure 
7.6(A)). 
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(A) Capacitance behaviour for an n-type of MOS transistor 
Figure 7.6 Capacitance behaviour for different types of MOS / DMOS transistors 
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(C) Capacitance behaviour for an n-type DMOS transistor 
Figure 7.6 Capacitance behaviour for different types of MOS / DMOS transistors 
As discussed in chapter 5, the area under the gate and field oxides in the drift region, 
changes from inversion to accumulation as a function of Vgs. When one compares this 
to the behaviour of a p-type MOS transistor as shown in Figure 7.6 (B), one can see this 
similarity as the Cgb of the device changes from inversion to depletion to accumulation. 
7.3.4 Adapted capacitance Verilog-A model, replacing shorted MOST 
It was confirmed that the shorted MOS transistors explained in section 7.3.3, are able to 
model the AC behaviour of an LDMOS to an acceptable level. However, these models 
S c'' I rr, 
Drain 
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introduce a large overhead (complete BSIM30.2 model), slowing down the simulator. 
In addition to the slow-down of the simulator there is only a limited flexibility to tune 
the capacitance curves to the measured data. This is due to the fact that BSIM3V3.2 is 
developed to model low-voltage MOS devices. 
In summary the LDMOS capacitance curve is the sum of the capacitance behaviour of 
all the different components present. These components are the BSIM3.3V2 model 
used for modelling the channel, the resistor RI representing the fixed resistance 
contribution of the drift region and the Verilog-A capacitance module. The following 
sections present the contributions of the different topologies based on the set of 
components. 
7.3.4.1 Model topology based on BSIM3V3.2 and resistor to model LDMOS 
capacitances 
The BSIM3V3.2 model (Ml) and standard resistor RI modelling the channel and RON 
introduce the capacitances as illustrated in Figure 7.7. 
.10" 
o C00 meas 
C06 + COB meas 
C00 BSIM3V3.2 model 
. C06 + COB BSIM3V3.2 model 


















Figure 7.7 LDMOS capacitances modelled by BSIM3V3.2 and Resistor 
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It is the resistor RI that introduces the difference in Cgs and Cgd for Vgs > VT. The 
resistivity towards the drain is higher than the resistivity to the source, causing more 
charge to flow to the source than to the drain, introducing a slightly higher Cgs. 
However, the rise of the Cgd before the transistor's VT is not captured in this approach 
as can be seen on Figure 7.7. 
7.3.4.2 Model topology based on BSIM3V3.2, Shorted MOS, Verilog-A rdrift 
module and a resistor to model LDMOS capacitances (FRERE_VI) 
X10"  
	
25 	 0 COD 
meas 	
(a) 
V C05 + CGB meas 
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Figure 7.8 Simulated and measured CUD and C65 curves as a function of VGS and VOS 
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Figure 7.8 Simulated and measured CGD and CGS curves as a function of VGS at VDS = 0 and 20V 
for both the old and new models. (a) Comparison between measurements and simulations based 
on the new macro-model at VDS OV; (b) Comparison of CGS measurements and simulations 
based on the new and old macro-model at VDS = 20V; (c) Comparison of CGD measurements and 
simulations based on the new and old macro-model at V5 = 20V; (d) model topology 
Figure 7.8 shows the AC-results of the FRERE_V1 model. When VDS = OV a very good 
fit is achieved with the FR-ERE —VI model compared with the old BSIM3V3.2 one, 
which struggles to fit the capacitances. For VDS higher than OV the fit has a maximum 
error of 30%, which is considered a good fit for highly bias dependent capacitances. 
The peaks observed in the measured CGS  and CGD curves (Figure 7.8(b) and (c)) are 
very difficult to mimic. However, the FRERE Vi model shows an increase at the 
correct location, which is not present in the old model. 
The distinctive characteristic of LDMOS capacitances is due to the behaviour of the 
drift region as explained in chapter 5. The increased understanding of the drift region 
has been fundamental in enabling an improved model to be developed. 
In 
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7.4 Model parameter extraction procedure 
7.4.1 Geometry parameters 
Several device parameters relate to the layout of the devices and are technology 
dependent. They define the scaling of the model and have to be specified before the 
extraction. 
Parameter Meaning 
TOX Oxide Thickness 
LCH Channel Length 
LGOX Length Thin Gate Oxide above Drain 
LFOX Length of Field Oxide 
LSDIF Half Length of Source Diffusion 
LDDIF Half Length of Drain (Contact) Diffusion 
LDI 
Distance 	Between 	Drain 	Diffusion 	to 
Isolation ifo the length of the device 
WBE Extension of Body Region over Channel 
WDI 
Distance 	Between 	Drain 	Diffusion 	to 
Isolation ifo the width of the device 
Table 7.1 Description of the different geometry parameters 
For each device, the total channel width W and the number of gate stripes (NS) has to 
be specified. With W and NS as input, the size of the electrically efficient layers of the 
device is calculated from the parameters described in Table 7.1. 
7.4.2 Extraction of subthreshold parameters 
The parameters of the subthreshold region are simply those of the BSIM3V3.2 model 
and can be extracted using procedures described in the literature [1]. For the examples 
which are described only 3 parameters have been optimised. 
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Plot LDMOS MINSKL-SKLLOG (On) 
I------------------------------------------ 
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Figure 7.9 LDMOS, Ids-Vgs curve, different W, logarithmic scale 
Target device: intermediate to large widths 
Target curve: IDS vs VGS @ VDS < VDSNK (Triode Region), 25°C 
Parameter Meaning Typ. Value 
VTHO Threshold Voltage 1.0 [V] 
NFACTOR Subthreshold Slope Factor 1 
VOFF Vth offset between Subthreshold and Triode Region -0.08 [V] 
Table 7.2 Subthreshold parameters 
7.4.3 Triode parameters 
Triode parameters are extracted on the same curve, but now for the region above 
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Figure 7.10 LDMOS, Ids-Vgs curve, different Widths, linear scale 
Target device: intermediate to large widths 
Target curve: IDS vs VGS @ VDS <VDSNK (Triode Region), 25°C 
Parameter Meaning Typ. Value 
600 [uaJV2  ] 
U0 Channel Mobility 
(NMOS) 
RDSER Constant Drain Resistance 100 [ohm] 
UA Mobility Saturation Parameter 10 e 9 [mIV] 
-le -1/  
UB Mobility Saturation Parameter, VGS dependence 
[(mIV)2] 
Table 7.3 Triode parameters 
7.4.4 Extraction of saturation region parameters 
7.4.4.1 Saturation region parameters, intermediate V 0 
In principle, these parameters can be extracted in accordance with the BSIM3V3 
description and should model the region of intermediate drain voltages (between quasi-
saturation and breakdown as indicated on Figure 7.11 with an ellipse). 
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Plot L0M05k4MIN,'9KL,'RKL (On) 
+ 








Figure 7.11 LDMOS, Ids-Vds curve, different Vgs, linear scale 
Target device: minimum width 
Target curve: IDS vs VDS @ several VGS  (Saturation Region, intermediate 
VDS), 25°C 
Parameter Meaning Typ. Value 
A0 Bulk Charge Parameter 1 
AGS Gate Dependence of A0 0 [1/V] 
PCLM Channel Length Modulation Parameter 1.0 
VSAT Carrier Saturation Velocity 80e3 [mlsec] 
I able 74 Saturation parameters 
7.4.4.2 Quasi-saturation region parameters, low VDS 
As the quasi-saturation is characteristic for DMOS devices and cannot be modelled by a 
standard model, the JFET parameters modelling this region (as indicated in Figure 7.12 
with a ellipse) are extracted: 
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Figure 7.12 LDMOS, IDS-VDS curve, different VGS, linear scale 
Target device: minimum to intermediate width (no self heating) 
Target curve: IDS vs VDS @ several VGS (saturation region, low VDS), 25°C 
Parameter Meaning Typ. Value 
Beta
- 
 JFET Beta efect parameter of the JFET 
1 	x 	lOe-3 
[A/V2 ] 
Lambda JFET Lambda effect parameter of the JFET 1 [1/V] 
VTjfet_X I VT_JFET equation parameter 1.5 [V] 
VTjfet_Y 1 VT_JFET equation parameter 0.5 
VTjfet_X2 VT_JFET equation parameter 2.5 [V] 
VTjfet_Y2 VT_JFET equation parameter 1.5 
VTjfet_X3 VT_JFET equation parameter 3.5 [V] 
VTjfet_Y3 VT_JFET equation parameter 2.5 
iawe I. Jtt.I parameters modelling quasi-saturation 
See Figure 7.13 for an explanation of the parameters. 
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Figure 7.13 JFET VT behaviour in relation to the LDMOS VGS 
7.4.5 Extraction of temperature parameters 
7.4.5.1 Subthreshold temperature parameters 
For our approach, the use of the BSIM3V3.2 parameters, which models the threshold 
voltage has proved to be very suitable: 
Target device: minimum to intermediate width 
Target curve: IDS vs VGS @ several VDS (Subthreshold Region), several 
temperatures. 
Parameter Meaning Typ. Value 
KTI Temperature Coefficient VTH -800m [V} 
1 able 7.6 subthreshold temperature parameter 
7.4.5.2 Linear region temperature coefficients 
Here, the temperature coefficients of the BSIM3V3.2 mobility model and of the 
constant drain resistance are determined 
Target device: minimum to intermediate width (no self heating) 
Target curve: IDS 	vs 	VGS 	@ 	VDS 	= 	const 	(Triode 	Region), 	several 
temperatures 
Parameter Meaning Typ. Value 
UTE Exponential Temperature Coeff. of Mobility -1.5 
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TCR1 1' order Temperature Coefficient RD 4e 3 
TCR2 2 nd  order Temperature Coefficient RD 1Oe 
I able 7.7 linear region temperature parameters 
7.4.5.3 Saturation region temperature coefficients 
The temperature coefficients for the saturation region are determined in one step 
Target device: minimum to intermediate width (no self heating) 
Target curve: IDS 	vs 	VDS 	@ 	several 	VGS 	(Saturation 	Region), 	several 
temperatures 
Parameter Meaning Typ. Value 
AT Temperature Coefficient Saturation Velocity -1.5 [m./sec] 
I able -/.8 saturation temperature parameters 
7.4.6 AC-parameter extraction 
As explained previously the JFET approach uses two shorted PMOS devices and two 
diodes to model the AC behaviour of the LDMOS. The following set of parameters is 
extracted / optimised: 
Parameter Meaning Typ. Value 
CGDOI Constant Overlap Capacitance per Width 100& 12  [F/rn] 
CGSOI Constant Overlap Capacitance per Width 100e 12 [F/rn] 
CGBOI Constant Overlap Capacitance per Width 100e 12 [F/rn] 
CGDOS I Constant Overlap Capacitance per Width 1 00e 12  [F/rn] 
CGSOSI Constant Overlap Capacitance per Width lOOe 2 [F/rn] 
CGBOS1 Constant Overlap Capacitance per Width lOOe 2 [F/rn] 
VTHOS1 Threshold Voltage of shorted mos I [V] (*) 
LCHS1 Channel Length of shorted mos ljtm 
CGDOS2 Constant Overlap Capacitance per Width 100e' 2 [F/rn] 
CGSOS2 Constant Overlap Capacitance per Width 100e 12 [F/rn] 
CGBOS2 Constant Overlap Capacitance per Width 100e 12 [F/rn] 
VTHOS2 Threshold Voltage of shorted rnos 1 [V] (*) 
LCHS2 Channel Length of shorted mos 1 gm 
I able 7.9 AC-parameters 
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(*)The  sign is dependent on the type of LDMOS: n-type or p-type. For an n-LDMOS 
device a negative value should be applied as the shorted MOS is a p-type MOS. 
The measurements needed to extract the capacitance values are S-parameters 
measurements. This type of measurement has the advantage that standard geometries of 
devices can be used for measurements instead of larger geometries needed for CV-
measurements. An example of these curves is shown in Figure 7.14 
x 10"  
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0 CGDmoas 
7 CGS * C., meas 








Figure 7.14 Simulated and measured CGD and CGS curves as a function of VGS at VDS= 0 
7.4.7 Diode DC-parameters 
The definition and the extraction of the DC parameters of the parasitic diodes (JS, N, 
RS) has been described in chapter 3. 
7.5 Worst-case corner extraction 
7.5.1 Introduction 
A commonly used approach to create worst-case models is to use a Monte-Carlo 
analysis to build a large statistical database of accurate model parameter sets based on 
the direct extraction of parameters on a large population of devices. This involves 
measuring the complete I-V characteristics on all samples, extracting models using 
optimisation, studying the correlations between measured electrical device parameters 
and extracted model parameters, and the building of a regression model. Such an 
approach however results in the optimiser-based procedure skewing the distributions, 
adding variability and unexpected correlations [3]. An alternative methodology is 
proposed where the optimiser-based extraction step is circumvented by building a local 
inverse of the mapping from the model parameters to the electrical parameters around 
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the typical model [4]. Building this local inverse involves sampling the model 
parameter space and performing an analysis of the sensitivity of the simulated electrical 
parameters with respect to some key model parameters. The method used to build this 
inverse mapping around the typical parameter set involves training a neural network [5]. 
7.5.2 Device and technology description 
A cross-section of the device under investigation is presented in Figure 7.15. The 12T-
flow is based on a 0.7im CMOS process to which some extra masks and implants have 
been added to provide the high-voltage features. From Figure 7.15 it can be observed 
that the LDMOS transistor is an asymmetric device, with the drift region on the drain-
side located in a lightly doped N-tub. 
Bulk 	Source Gate 	 Drain 
J_N ,)\% ' V \V 	~t 
Pb 
~ ~1; ~~, NTUB 
BLN 
P -epi 
Figure 7.15: Section through an LDMOS. 
The channel is self-aligned to the source and is created by the out-diffusion of the P-
body under the gate. As a result the dopant distribution along the channel is non-
uniform and decreases towards the drain end. Higher breakdown voltages are achieved 
due to the depletion region that extends from the P-body into the drain, which provides 
a voltage drop between the drain contact and the channel region. The gate oxide and the 
polysilicon extend beyond the channel of the device as illustrated in Figure 7.15. 
A systematic monitoring is performed on the following key parameters (called E-test 
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Extrapolated threshold voltage: 
VTH = VGS (GMm) - JD(GMmax) - Vrs 
at VDS= lOOmV 
Saturation current: 
IDSA T = ID at VDS = 25V and VGS = 5V 
On-resistance: 
RON = VDs at VDS = 500mV and VGS = 12V. 
ID 
The observation of these characteristics is a standard procedure used to monitor the 
stability of the production process. As a consequence a large database is generated 
providing statistically relevant information for every processed device. 
7.5.3 Mapping of electrical parameter space onto model parameter space 
7.5.3.1 Identification of key model parameters based on sensitivity analysis 
In order to be able to construct a mapping from the electrical parameter space onto the 
model parameter space, it is important to limit the number of model parameters to a set 
that is able to describe the process variations. A sensitivity analysis therefore is 
performed to investigate the impact of the model parameters on the simulated device 
characteristics. The sensitivities are calculated using a measurement-based perturbation 
method, where a specified parameter p is perturbed from its nominal value by an 
amount zip, and the change AF on the specified performance measure F for the device is 
determined. For meaningful comparisons, the result is normalised. Thus, the 
normalised sensitivity is determined as: 
sensitivity- 	 (7.5) 
The model used to characterise the LDMOS device is a macro-model [6]. The corner 
extraction methodology described in this paper has been developed for DMOS devices, 
but could as well be applied to other devices. 
For each electrical device parameter (VTH, GM m , IDSAT and RON) a sensitivity 
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most of the variability of the E-test parameters (see Table 7.10). The definition of these 
model parameters is as follows: 
vthO: threshold voltage of the MOS transistor modelling the channel of the LDMOS, 
uO: mobility of the MOS transistor modelling the channel of the LDMOS, 
Vsat: saturation velocity of the MOS transistor modelling the channel of the LDMOS, 
R: series resistance parameter modelling the on-resistance of the LDMOS, and 
Tox: oxide thickness of the MOS transistor modelling the channel of the LDMOS. 
E-test parameter 
Model parameter VTH GMmax IDSAT RON 
vthO 106% -23.7% -36.5% 9.2% 
uO -1.8% 82.5% 32.6% -40.7% 
Vsat -0.3% 16.7% 81.6% -19.3% 
R -0.1% -15.1% -26.2% 72.0% 
Tox -1.4% -61.1% -31.9% 8.8% 
[able 7.10: Impact of the key model parameters on the E-test parameters. 
7.5.3.2 Building the local inverse mapping 
After identification of the key model parameters affecting E-test measurements, it is 
helpful to then build an approximate inverse mapping of the relation between the 
simulated E-test measurements and model parameters. This approach enables all 
measured E-test parameter vectors to then be directly translated into model parameter 
vectors. The method used in this work for building the inverse mapping is to use the 
typical model (matching nominal device performances) and then employ a full 
functional to vary the model parameters and obtain simulated E-test data. Once 
matching pairs of E-test and model parameter vectors are obtained, they are fed as 
training data to a neural network in order to achieve the desired inverse mapping. A 
schematic overview of this procedure is presented in Figure 7.16. The type of neural 
network used here is a multi-layer perceptron with 5 input neurons, 1 intermediate layer 
containing 7 neurons, and 5 output neurons, in combination with the quasi-Newton 
training algorithm. 
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With 3,000 data-points, a round-trip accuracy of the order of 1% or better is obtained. 
VT H S 	 I 	vthO 	I 
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:Neural 	 I UO I 
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Network I Vsat I 
• • 	 I I • •. Tox 
ETest 	 Model Par. 
Measurements 	 Vectors - : 	 Vectors 
.. . . 	a. a a a... a... U... 
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Sensitivity ri DOEvthO 	 Simulations 	VTH Ranking I 	u I GM max 
Vat 	 IDSAT I 
RON 
Tox 
Typical 	 Model Par. 	 ETest 
Model Vectors 
Figure 7.16: Flow for translating E-Test parameter vectors into model parameter vectors. 
The total time needed to simulate the device for all different model parameter values is 
around 4 hours, while the time needed to train the neural network is only a couple of 
minutes. It is clear that this method constitutes a speed improvement over the method 
described in [3]. 
Once the neural network is trained and the accuracy of the approximation is assessed, it 
is possible to feed a large set of measured E-test parameter vectors to the neural 
network, such that a large population of model parameter vectors can be obtained. 
7.5.4 Generation of worst-case models based on a multivariate analysis 
7.5.4.1 Univariate approach 
The philosophy used for corner simulations and worst-case models is all about the level 
of guarantee that these simulations can give the product. Therefore the worst-case 
models are defined as a function of a specific performance measure and a confidence 
level. The confidence level is defined as the probability of finding devices in the 
population with performances within the two extreme values of the worst-case models. 
The traditional methodology used to generate worst-case models consists of performing 
a univariate statistical analysis on individual E-test parameters, selecting corner values 
for each individual parameter based on a desired confidence level, and fitting the model 
parameters to the generated worst-case parameter sets. The problem with this approach 
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is that it does not take into account correlations between E-test parameters and as a 
consequence the combinations of worst-case E-test parameters may be unrealistic in 
practice. 
7.5.4.2 Multivariate approach 
The methodology proposed here starts from a multivariate analysis on a large 
population of data and there are two approaches. These are either an examination of the 
E-test parameter vectors or the model parameter vectors, translated from E-test 
parameter space by the neural network. Both methods have been investigated in order 




Figure 7.17: Corners as the intersection of the extreme performance locus and the 
99.73% confidence locus of the population. 
Setting the location of the worst-case models in the model parameter space is achieved 
by identifying devices with extreme performances along the specified confidence-level 
locus of the population. In the case of a multivariate normal distribution, the confidence 
locus is an ellipsoid, with all points at a fixed variance-weighted distance from the 
typical model. This ellipsoid can be obtained using Principal Component Analysis 
(PCA). Figure 7.17 shows a graphical representation of the corner selection process. In 
the particular case shown here, the performance measure chosen was a combination of 
DMOS switching speed and RON performance. 
The resulting worst-case models are displayed in Figure 7.18 in terms of parameter 
excursions from the typical values, normalised by the univariate standard deviations. 
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Figure 7.18: Parameter excursions for worst-case models normalised to 
univariate standard deviations. 
A comparison between the two methods (analysis on model parameters versus analysis 
on E-test parameters respectively) is shown in Table 7.11. It can be observed that the 
relative differences between E-test worst-case values generated by both methods are 
less than 4%. As the neural network mapping has accuracy better than 1%, these errors 
can be attributed to the non-linear character of the DMOS model and the linear 
character of the principal component analysis. Indeed, if a confidence locus is an 
ellipsoid in one domain, then the transformed locus will not be an ellipsoid, and as a 
result it cannot be obtained using PCA in the other domain. 
Slow corner 
E-test space Model space Difference 
VTH(V) 2.759 2.763 0.1% 
GM(pA/V2) 1216 1174 -3.5% 
RON(n) 305.2 304.1 -0.3% 
IDSAT(p.A) 1646 1610 -2.2% 
Fast corner 
E-test space Model space Difference 
VTH (V) 2.389 2.385 -0.2% 
GM(tA/V) 1405 1390 -1.1% 
RON () 279.4 276.1 -1.2% 
IDSAT(1j.A) 2479 2461 -0.7% 
Table 7.11: Comparison between worst-case corners obtained from analysis on model parameter 
space versus E-test parameter space. 
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It is clear that any analysis should strive to make principal component analyses in a 
domain constituted by parameters, which are either uncorrelated or related in a linear 
fashion to each other, e.g. dimensions and physical material parameters. In some sense 
model parameters are one step closer to such parameters than E-test parameters, which 
can be illustrated by the fact that IDSA T distributions are inherently non-normal. 
7.5.5 Monte-Carlo models 
After translation of a large set of E-test parameter vectors to model parameter space by 
the trained neural network, it is possible to create a Monte-Carlo model. Indeed, after 
performing a principal component analysis on the model parameter data set, a set of 
linearly independent vectors in model parameter space are available. These vectors, 
together with the appropriate eigenvalues (variances) can be fed to a Monte-Carlo 
analysis tool inside a circuit simulator. 
116 
Chapter 7: LDMOS macro-model: definition I extraction procedure / worst-case corner 
generation 
7.6 Conclusion 
This chapter has presented the macro model topology. The different components 
needed to build up the model were discussed together with a variation on how to model 
the AC-behaviour. An extraction procedure covering all aspects of the model was 
presented. In addition to a good basic model, it is important that process variations can 
be accounted for by the model and a novel technique to do this has been described. 
This chapter introduced a new complete macro-model and in the next chapter this will 
be tested and compared to the targets set at the beginning of the thesis. 
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8 The macro-model: verification, static-aging and self-
heating 
8.1 Introduction 
This chapter presents the verification of the macro-model described in chapter 7. 
Initial investigations of self-heating effects and static aging of LDMOS devices are 
presented at the end of the chapter and proposals to include these in simulators 
presented. 
8.2 Model verification 
8.2.1 Introduction 
The old topology of LDMOS models in 12T 100 technology available at AMIS consists 
of basic standard MOS models (BSIM3V3.2 or MOS LEVEL 1 & 2) and parasitic 




Bulk 	 -. 
Substrate 
Figure 8.1: old LDMOS model topology. 
This basic topology using the standard BSIM30 model to simulate a DMOS device 
showed its limitation in terms of scalability, AC and transient effects as specified in 
chapter 4. This chapter provides a comparison between the old model that was available 
at AMIS for the modelling LDMOS devices and the FRERE_V1 model presented in 
this thesis. 
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8.2.2 Verification methodology 
Extensive verification at device and pircuit level was performed to determine the 
robustness and accuracy of the model. 
At device level the following tests were undertaken: 
• Ids-Vgs, Ids-Vds at different Vgs, for three corners (typical, slow and fast) and 
at three different temperatures (-40 °C, 25°C and 125°C). This is a visual check 
to see if the overall curve behaviour of the model remains valid for all 
temperatures and corners. 
• Simulation of E-TEST parameters at three different temperatures. This analysis 
of the behaviour is to check if the generated corners are valid for all 
temperatures. 
• Robustness test: This is a check to ensure the model does not show convergence 
problems when applying extreme voltage to its terminals. Typically, these are 
three times the allowed voltage (i.e. VGSmax i2V, the test is performed at VGS 
=36V) 
• Test the scalability of the main electrical parameters as a function of the channel 
width. 
At circuit level, two designs were provided by the design department of AMIS in order 
to: 
• Check for simulation robustness and convergence problems. 
• Check the output performance of the circuit and the impact of the FRERE Vi 
model topology on the existing design. 
• Check the simulation time, in order to evaluate the impact of the more complex 
model used in the circuit. 
After the above tests were performed on one device, it was decided to install the 
FREREV1 model for all AMIS DMOS devices in the 12T and 13T technologies. 
The FRERE V2 was not yet introduced as the improvement in accuracy is not 
significant enough compared to the increased simulation time due to the introduction of 
extra Verilog-A blocks. 
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8.2.3 Comparison of the extracted model to the measurement data 
As an example, a model will be extracted for a 40V LDMOS device form the 12T 
process. 
The following characteristics presented in Table 8.1 were measured on the test-
structures presented in chapter 6: 
Output Characteristics 
VDS [V] 0 —* VDS X (40V) 
VGS{V] 




VDS [V] 0.1 and VOSmax 
CGS and CGD 
VGS: —5 —> by, V: 0.1 and 20V, frequency: 40MHz up to 5GHz 
i awe o.i Kange 01 UC-IY and AC-CV Characteristics. 
Based on these measurements a model was extracted which covers the basic DC and 
AC characteristics of the device. In a second stage, statistical process information (E-
test or electrical test parameters) is collected and the worst-case corner extraction 
method is applied. This results in two corner models (fast and slow). 
The next sections show the results for the basic extraction for DC at different 
temperatures and for AC at different drain bias conditions. For the AC part, a 
comparison is given between the old and the FRERE Vi model. 
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ID-YDS at VGS=2.7, 3, 3.3 and 3.6V 
	
ID-VDS at VGS=3, 4.5, 6, 7.5, 9, 10.5 and 12V 
Figure 8.2 LDMOS DC characteristics at temperature of 25°C and a Width equal to 40 lam (Thick x lines are 
measurements; solid line are simulations) 
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T= 125°C 
lo 	
Temp = 25C 
VGS ('1) 
ID-VGS at VDS=0.1V 
IVOTemp = 125C 
  







ID-VDS at VGS=2.7, 3, 3.3 and 3.6V 	 ID-VDS at VGS=3, 4.5, 6, 7.5, 9, 10.5 and 12V 
Hgure 8 .3 LIJMOS DC-characteristics at temperature of 125°C and a Width equal to 40 pm (Thick x lines are 
measurements; solid line are simulations) 
The graphs in Figure 8.2 and Figure 8.3 show a good fit with the measurements. The 
regions where the fit is poorer, is where self-heating (Ids-Vds at high Vgs) and impact 
ionisation (high Vds and low Vgs) occur. However, the maximum error in the normal 
operating regions is always below 10%. 
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8.2.3.2 AC characteristics 
Figure 8.4 shows the comparison between measurements and simulations of the Cgd, 
Cgs and Cgb capacitances at Vds=OV. 
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(b) FRERE_V1 Macro-model with shorted MOS at Vds=OV 
Figure 8.4 Comparison of measured and simulated capacitance data with the shorted MOS 
option at Vds = OV 
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(c) FRERE_V2 Macro-model with Verilog-A block at Vds=OV 
Figure 8.4 Comparison of measured and simulated capacitance data with the shorted MOS 
option at Yds = OV 
As can be observed in Figure 8.4(a), large differences (over 100%) between 
measurements and simulations are observed. Figure 8.4(b) indicates that the 
capacitances are dependent on Vgs. However, a mismatch is observed moving from 
accumulation to depletion to inversion (region from Vgs=-1V to Vgs=2.5V). This is 
due to the fact that normal MOS components were used for modelling the capacitance 
behaviour. These models show a fast transition between accumulation, depletion and 
inversion, which causes the steps in the graph. However, in the normal operating region 
(Vgs > 2.5V where the Vth of the device is 2.5V) the fit is very good. The maximum 
error is less than 20% compared with more than 100% for the old model. In Figure 
8.4(c) one can see the results for the LDMOS in which the shorted MOS transistors are 
replaced by custom-made Venlog-A blocks. This yields an even better capacitance 
behaviour. 
Figure 8.5 shows the comparison between measurements and simulations of the Cgd, 








(a) Old topology model at Vds=20V 
VGO 0') 




(c) Macro-model with Verilog-A block at Vds=20V 
Figure 8.5 Comparison of measured and simulated capacitance data with the shorted MOS option at Vds = 
20V 
In Figure 8.5(a) it can be seen once again that the capacitance values, predicted by the 
old topology, are independent of Vgs with Cgs being underestimated and Cgd 
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overestimated. Figure 8.5(b) shows that the FRERE_V1 model exhibits good 
behaviour. However, the fit is not yet perfect with the maximum error remaining below 
30%. In Figure 8.5(c) it can be observed that the fit between measured and simulated 
data is good. The error remains below 30% which meets the targets set in chapter 4. 
8.2.4 Scalability check 
In Figure 8.6, (RON x W) and (IDSAT / W) versus width simulated with both the old 
(dashed lines) and the FRERE_V1 model (continuous line) is presented. The channel 
width ranged from 4j.tm up to 35mm. For this type of devices it is extremely important 
that good scalability behaviour is obtained over a wide range, as the LDMOS can be 
used in this range. However, the MOS model, on which the old model is based, is not 
designed to be used for such a large width, hence the scalability problem. 
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Figure 8.6 evolution of (RON*\V)  and (IDSATIW) versus W for the extracted model 
A good scalability of RON x W versus width results is a constant value as a function of 
width. As can be seen on Figure 8.6 the old model is clearly not scalable. IDSAT/W  as a 
function of width should result in the relationship like the continuous line of the 
FREREV1 model, which scales well. 
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8.2.5 Robustness check at device level 
A robustness check requires that the normal maximum bias conditions (for the device 
under test, this is Vds=40V and Vgs=12V) are multiplied by three and applied to the 
model. Even at these voltages the model should be robust, for example to cover a 
voltage spike during switching. The results of the robustness check are given in Figure 
8.7. They show that no spikes / discontinuities in the curves occur, confirming that the 
model satisfies the robustness test. 
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8.2.6 Comparison and check of E-test parameters. 
In this section the E-TEST parameters simulated using the FRERE_V I model topology 
for three different temperatures (-40°C, 27°C, 125°C) are presented. This check has 
been undertaken to verify the corners that were extracted using the worst-case corner 
extraction method described in chapter 7. The results can be seen in Figure 8.8. 
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Figure 8.8 Simulated E-test parameters for three corners at three temperatures for the extracted model. 
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Table 8.2 compares the statistically measured E-test parameters with the E-test 
parameters extracted from the FRERE Vi model. 
W=40j.tm 
T=25°C 
typ slow fast 
Data model data model data model 
VTH(V) 2.45 2.4483 2.8 2.7979 2.1 2.1043 
BETA(iA!V 112) 1375 1376 1100 1101 1650 1649 
RON(Ohm) 290 289.7 320 320.6 260 258.8 
IDSAT(mA) 2.2 2.197 1.4 1.38 3 3 
I able 8.2 Comparison 01 the statistically measured E-test parameters with the E-test parameters 
extracted from the FRERE_VI model based on the worst-case corner extraction method previously 
described. 
One can conclude that for the E-test check the FRERE Vi model has valid worst case 
fit for all temperatures, and that the fit of the statistically measured E-test parameters 
with the E-test parameters extracted from the FRERE_V 1 model is very good. 
8.2.7 Check of the IN characteristics for all corners and temperatures 
In the previous section only E-TEST points were checked for their behaviour over 
temperature and different corners. In this section, the I-V characteristics at the E-TEST 
specifications have been simulated with the FRERE_V1 model topology and are 
compared with the ones simulated using the old model topology. 
This test is performed after the previous one is completed and has good results. It is not 
because a good fit is obtained over the E-TEST points that the full curves are ok. It can 
be possible that one is able to fit the E-test targets without having a good overall fit. 
Figure 8.9 and Figure 8.10 show Ids-Vgs ; gm-Vgs ; Ids-Vds curves over temperature 
and corners. 
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Figure 8.9 Ids-Vgs and Gm-Vgs at Vds=lOOmV at three different temperatures: old and FRERE_VI model. 
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Figure 8.10 Ids-Vds at Vgs=SV (left) and at Vgs12V (right) at different temperatures, old and FRERE_VI model. 
Figure 8.9 and Figure 8.10 show that the old model has an incorrect behaviour at low 
temperature which is not present for the FR-ERE —V1 model which performs well. 
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8.2.8 Circuit simulation tests with old and FRERE_VI model 
This section describes the circuit tests performed on the newly developed LDMOS 
model (FREREV1). 
8.2.8.1 Description of circuit-simulations 
As a first step, the circuits were simulated with the old model. These simulations will 
be used as a reference to compare the new model (for this test all n-type DMOS models 
are changed from old to FRERE_V1). 
The circuits are then simulated with the FRERE Vi models for all different MOS-
corners so that all combinations of corner models and temperatures are simulated. 
For each circuit a characteristic output was monitored to check for correct operation of 
the circuit. In addition the CPU time required for the simulation was monitored. 
8.2.8.2 Results of BULB circuit simulation 
This circuit is sensitive to convergence errors, as there were already convergence issues 
reported with the old version of the models. However, no problems were observed with 
the FRERE Vl models. 
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An overview of the output from the simulations is presented in the Table 8.3. 
Temperature Corner tran steps CPU tran 
time [s] 
CPU tran 
time [h / m] 
time/step 
[s / step] 
T=27°C old model/typ 26302 4.70 x10 3 lhl8m 0.179 
T=-45°C ntyp_ptyp 9718 1.64 x10 3 0h28m 0.169 
Nfast_pfast 9613 1.32 x10 3 0h22m 0.137 
Nslowpslow 11884 1.82 x10 3 0h32m 0.153 
Nfastjslow 9610 1.25x10 3 Oh2lm 0.130 
nslow_pfast 11781 1.88x10 3 0h32m 0.160 
T=27°C ntypjDtyp 82951 5.82 x10 3 1h37m 0.070 
nfast_pfast 77061 5.31 x10 3 1h29m 0.069 
nslowpslow 75242 6.04 x10 3 1h42m 0.080 
nfast_pslow 77088 7.04 x10 3 1h58m 0.091 
nslow_pfast 91564 6.26 x10 3 1h45 0.068 
T=125°C ntyp_ptyp 135061 9.47x10 3 2h38m 0.070 
nfast_pfast 136042 9.29 x10 3 2h35m 0.068 
nslow_pslow 127732 1.12 xlO 3h8m 0.088 
nfast_pslow 131069 1.18 x10 3 3h17m 0.090 
nslow_pfast 135220 1.18 x10 3 3h16m 0.087 
'[able 8.3 Results of the BULB circuit. 
One should note from these results that the number of transient steps largely depends on 
the circuit behaviour. There is a signal (BULBFB) turning on a block as seen in Figure 
8.11, that is dependent on the different corners or temperaturer. When simulating at T=-
40°C, the signal did not drop down sufficiently within the time simulated to turn on the 
block which explains the short simulation time (it is faster to simulate a constant voltage 
than an oscillating signal). 
A second observation is that the time required per transient step is dependent on the 
server load when the simulations were performed. During the tests large differences in 
the simulation times were observed. 
A third remark is that due to the fact that the corner models of the FREREV1 and the 
old model are different, a different behaviour of the circuit is expected and thus a 
different number of steps and CPU calculation time can be expected. 
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Figure 8.11 Simulation results with the old model and the FRERE_V1 model of the BULB 
circuit 
As can be observed from Figure 8.11, the BULBFB signal simulated with the 
FREREV1 model kit rises to a slightly higher value, causing a delay of the startup of 
the second part of the simulation. However, the ripple on the BULBFB signal is the 
same, which is key to the successful operation of the circuit. 
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8.2.8.3 Results of the MOTOR-driver circuit 
An overview of the output after simulation of the motor driver circuit is presented in 
Table 8.4 
Temperature Corner tran steps tran time 
[s] 
tran time 
[ h / m] 
time/step 
[s / step] 
T=27°C old model 6112 1.33 x10 3 0h22m 0.22 
T=-45°C ntyp_ptyp 2088 3.30x10 3 0h55m 1.58 
nfast_pfast 2249 3.64 xlO lhOm 1.62 
nslow_pslow 1975 2.76 xlO 0h46m 1.40 
nfast_pslow 1940 2.66 x10 3 0h44m 1.37 
nslow_pfast 2105 2.95 xlO 3 0h49m 1.40 
T=27°C ntyp_ptyp 1821 6.60 x10 3 1h50m 3.62 
nfast_pfast 2141 9.16 x10 3 2h32m 4.28 
nslow_pslow 1814 2.26x10 3 0h37m 1.25 
nfast_pslow 1822 7.20x10 3 2hOm 3.95 
nslow_pfast 1884 7.33 xlO 3 2h2m 3.89 
T=125°C ntyp_ptyp 1767 7.29 x10 3 2hlm 4.13 
nfast_pfast 1739 4.03 xlO lh7m 2.32 
nslow_pslow 1755 1.80 x10 3 5hOm 10.27 
nfastjslow 1648 4.21 x10 3 ihIOm 2.55 
nslowpfast 1791 8.15 x10 3 2h15m 4.55 
resimulation 
T=27°C nslowpslow 1835 2.45 xlO Oh4Om 1.34 
T=27°C nslowpslow 1827 3.59 xlO 0h59m 1.96 
T=125°C nslowjslow 1713 5.21 x10 3 1 h26 3.04 
I able &4 Results of the motor driver. 
A similar observation can be made related to the simulations of the BULB circuit with 
the time to simulate the circuit which varies from 37 minutes to 5 hours. Again, this 
was largely dependent on the load of the server. When re-simulating the slowest 
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simulation only lhr 26min was required, which is about 3 times faster than the initial 
simulation. 
In addition, for all corners the number of transient steps has been reduced by a factor of 
three. This means that the simulation needs less iterations to find a solution with the 
FRERE_V1 model. However, the time needed per step seems to be larger, which is 
probably caused by the Verilog-A module. However, if this module was converted to a 
standard component (i.e. converted to C-like code for hard coding into the simulator) 
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Figure 8.12 Circuit simulations results of the motor driver with the old and FRERE_V1 
model 
Comparing the old and FRERE_V1 models in Figure 8.12, it can be seen that the global 
behaviour is similar. Thus the circuit is working well with the FRERE_V1 models. 
However, one can observe that the shape of the peaks is different, which is caused by 
the different capacitance behaviour of the FRERE Vl models. 
8.2.8.4 Conclusion of the circuit simulation tests: 
Both circuits were simulated and compared with the simulation results of the old models 
and it can be concluded that the FREREV1 models results in similar circuit behaviour. 
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The circuits were simulated for all different MOS corners in combination with 3 
temperatures (-45°C, 27°C and 125°C ) and no problems were observed. 
The time needed to simulate was analysed, and it is clear that the total time needed to 
simulate a circuit is largely dependent on the load of the server on which one performs 
the simulation. There can be a factor of 3-4 difference depending on the load. 
For the motor circuit, one can clearly see that less steps are required to simulate the 
circuit. For the BULB circuit, this is harder to analyse, as the circuit behaviour is altered 
by changing to the FRERE_V1 models and thus modifies the number of steps needed. 
With the FRERE Vi model, more time is needed to simulate each step. 
8.2.9 Model verification conclusions 
The FRERE_V 1 model has been thoroughly verified for 
. Different width variations. 
• A large temperature span -40°C to 125°C). 
• Different operating regimes (for both individual devices and complete circuits). 
For all these verifications, the model has proven to be stable and accurate. 
As mentioned at the start of this chapter, the FRERE_V1 model was implemented in all 
AMIS technologies after the initial test proved successful. This implementation was 
done during 2002 - 2003. Since then a new product has been designed and simulated 
from the start with the FRERE_V 1 model using the 13T technology. The design was 
first-time right and is now in production. While it cannot be concluded that this is 
entirely due to the FRERE_V1 model, feedback from the design department that their 
simulations and measurements on silicon were very close, indicated that the 
FRERE_VI model has improved the design efficiency. 
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8.3 Methodology to include static-aging 
8.3.1 Measurement data and procedure for aging analyses. 
Aging tests were performed on a 40tm wide FND40B LDMOS device from the 12T 100 
technology. The stressing voltages were 6V on the gate and 40V on the drain. At 
regular intervals during the stressing experiment, electrical parameters were monitored. 
The experiment was conducted for 100,000 seconds at room temperature and this data 
set formed the basis for the procedure detailed below. 
Once the measurements are available, the extraction procedure for the aged-model cards 
proceeds as follows: (similar to the methodology for worst-case corner extraction) 
Check that the fresh data is not significantly different from the typical model. 
Sample the model-parameter domain by choosing 5 points around the typical 
value for each of the model parameters selected for variation. In this case these 
were VTHO, U0, VSAT, (TOX'), Rl.R, yielding 3125 points in total. VTHO is 
the zero-bias threshold-voltage parameter from the BSIM3V3.2 model for the 
channel; U0 is the low-field mobility parameter for the channel; VSAT is the 
velocity saturation parameter of the channel; TOX the gate-oxide thickness; 
RI .R is a series resistance parameter for the drift region. 
Run simulations for all 3125 points in the model-parameter domain, extracting 
the electrical parameters monitored during the stressing experiment. In the 
present case, the monitoring parameters were : IDSAT, RON, VTH, GMMAX. 
These simulations take roughly one day. 
TOX is only included in the list of model parameters to vary in order to line-up the procedures for the 
building of corners and aging models, so that only one neural network training exercise must be 
performed. In all subsequent computations the value of TOX is kept constant at its nominal value. 
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Collect the simulation results as pairs of model and electrical parameters 
vectors. Feed them as a training data-set to a neural-network, with the electrical-
parameters vectors as inputs and the model-parameters vectors as output. The 
computation time for the neural network training process typically takes a 
couple of minutes. 
Verify that the training process achieved the required accuracy. 
Feed the measured electrical monitoring parameters to the neural network 
(including the fresh data) in order to obtain shifted model parameters. 
The results of this extraction procedure are shown in the Figure 8.13 to Figure 8.16. For 
all electrical parameters the agreement between the measured and the simulated data is 
quite good. One can observe that under the applied stressing conditions, the IDSAT and 
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Figure 8.13 : Comparison of the modelled and measured RON 
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Figure 8.16 : Comparison of the modelled and measured IDSAT 
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8.3.2 Static Prediction of DMOS Aging Performance 
Prediction of component life-times today is based on empirical formulas which allow 
the estimation of electrical parameter shifts measured under hot-carrier stress. The most 
advanced of these formulas have the following overall structure: 
AP -  
P 	l+B.t 
(8.1) 
In equation (8. 1), the coefficients A and B depend on the applied stressing conditions. 
The parameter t is the duration of the given stress and AP is the relative shift in the 
target electrical parameter. This equation has been reported to fit the evolution of 
parameters such as IDSAT, RON, GMMAX and VTH as a function of stress-time. The 
purpose of this work is to show that this formula can also be applied to fit the evolution 
of aged model parameters, so that aging data can be interpolated and extrapolated to 
stress times other than the one used in the experiments. 
Figure 8.17 to Figure 8.20 show log-log plots for all aged model parameters. These 
enable an easy extraction of the coefficients and powers present in equation (8.1). In 
Figure 8.17, a clear trend is observed for the Ri .R model parameter, where no saturation 
effect takes place within the time-span of the stressing experiment. This data allows the 
extraction of values for the A and the n coefficients from (8.1). In the absence of 
saturation, the B coefficient is set to zero. 
R1 .r relative shifts 
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Figure 8.17 : Logarithmic plot of the relative shifts of R1.r with time 
143 
Chapter 8: The macro-model: verification / static-aging / self-heating 
UO relative shifts 
-1 
-1,5 








. 	• 	•• 	• •. 	 . 
•• 	• . . 
. . • 
.. 	 . 
#. . -3,5 
-4 
log time 
Figure 8.18 : Logarithmic plot of the relative shifts of UO with time 
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Figure 8.19 : Logarithmic plot of the relative shifts of WHO with time 
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Figure 8.20: Logarithmic plot of the relative shifts of VSAT with time 
For all the other model parameters, no clear trend can be seen with the scatter of the 
data-points related to measurement resolution and noise. This allows the conclusion 
that the stressing conditions applied during the experiment do not result in any shift of 
the VTHO, UO and VSAT model parameters. Extending the reasoning even further, one 
sees only parameters from the drift-region are affected, pointing towards the injection of 
hot holes at the drain-side as the underlying mechanism. 
The present test-case clearly shows the power of the procedure that has been validated. 
Indeed, the usage of the neural network and the local inverse mapping allow the user to 
make an unequivocal diagnostic which is ensured by the nature of the mapping that is 
built. 
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8.4 Methodology to include self-heating 
To be able to include self-heating in a DMOS macro-model, one can distinguish 2 steps: 
• Correct measurement of self-heating free device characteristics. 
• Implement action of a valid model to include self-heating. 
8.4.1 Self-heating free measurements 
As an initial step, the test-setup described in [1] was developed and measurements 
performed. This paper [ 1 ] describes a method to measure LDMOS output characteristics 
which is free of self-heating and how to extract thermal resistance and capacitance by 
which an equivalent RC-network can be generated. 
The results of these measurement were compared to with the generic heating formulas 
described in [2] and the results can be seen in Figure 8.21 
















Figure 8.21: Comparison of measurements to the simulated values based on the 
Rinaldi equation 
As can be observed, there is not a good match. Measurements and theory were matched 
for pulses of 1 ts. This explains the perfect fit for 1 ts. 
When the initial self-heating is taken into account by using the Rinaldi formula [2], one 
can see that a good match is obtained between measurements and simulations as can 
shown in Figure 8.22. 
theory, VDS = 10V 
theory, VDS = 20 V 
theory, VDS=3OV 
meas.,VDS=IOV 
E3 meas., V05 =2OV 
meas., VDS = 30 V lb 
EL 0 
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Figure 8.22: Comparison of corrected measurements to the simulated values 
based on the Rinaldi equation 
Another method to characterise a device without self-heating is to use TLP 
measurements. This type of setup is able to generate accurate pulses of lOOns and at 
this pulsewidth almost no self-heating is present. 
The drawback of this setup is that it cannot be used to measure "small" currents (less 
than 1 OOmA) and it can only generate a single pulse width, thus it is not possible to 
extract an thermal capacitance by this method. 
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Proposal for implementing self-heating in the model. 
The proposed schematic is shown in Figure 8.23. 
RC-network 	 Verilog-A 
I 	 Ii 
P = Vds x Ids! 
'Cth 	Rth • delta T 
Voltage controlled 	I 11 
Voltage source 
-j- 	 &.... •TIT•I_--------------- 
Figure 8.23: Proposed implementation of Self-heating into the macro-model 
Inside the Verilog block an RC network is implemented. The Verilog-A block 
calculates the power produced by the device (P = VDS x lIDS).  The power is fed to the 
RC network, and the voltage across the RC network gives the temperature rise of the 
device. This temperature rise has to be translated to the model. 
At the moment it is thought that by implementing a delta V TH and a change in the 
mobility of the drift region (JFET module), it should be possible to implement self-
heating into the model. 
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8.5 Conclusion 
The model developed in this work has been verified for robustness, scalability and 
accuracy and methodologies have been proposed to include static aging and self-
heating. 
The proposed model has increased the accuracy and scalability compared to existing 
models. The FRERE_V1 improved model has been thoroughly tested in a production 
environment as the model was introduced in the AMIS I3Tx-family design-kit from 
2002. An increase in simulation time was observed but this issue can be improved by 
replacing the Verilog-A module with a hard-coded simulator element. 
Further improvements that can be made to the model are: 
• Include impact ionisation 
• Include self-heating 
• Include dynamic aging 
• Replace Verilog-A blocks by hard-coded simulator elements 
• Replace the shorted MOS transistor by the new capacitor models to obtain 
higher accuracy at AC-behaviour. 
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Chapter 9: Conclusion 
9 Conclusion and future work 
This thesis has presented the results of developing a model that represents the complex 
behaviour of LDMOS transistors. This chapter begins by describing what the initial 
challenges were, the direction taken to solve them and then finally determines whether 
these solutions could have applications in other domains. The second part briefly 
summarises and discusses the important conclusions made in each of the preceding 
chapters. It then goes on to describe some areas for future investigations that have been 
suggested by this work. 
91 Challenges and opportunities 
At the start of this work, DMOS transistors and complex logic were more frequently 
being used together and integrated on a single chip. DMOS drivers generally occupy 
quite a large area of the die and due to the fact that the models available were not very 
accurate, a reasonable design margin was needed, which resulted in a larger die size. If 
a more accurate model could be made available, it would then be possible to reduce this 
size, thus lowering the cost of the product. 
The accuracy improvement was mainly required for the modelling of the DMOS 
specific AC behaviour as this was not covered by the CMOS models used for modelling 
DMOS transistors. The first challenge was to fully understand the physical behaviour 
of a DMOS device in both DC and AC operation which was undertaken using TCAD 
simulations and specially developed test-structures. Once the behaviour was fully 
understood, the building of a new model could begin. 
As the model was to be used in the design system of AMIS, a SPICE type model 
implemented in a commercial simulator was needed, which restricts the number of 
options to build up the model. Or the standard available component models of the 
simulator could be used or a component model using the Verilog-A language standard 
could be developed. The model that has been developed is a combination of both. A 
variety of DMOS device types are available to the designer such as n and p-type 
devices, devices with different breakdown voltages and on resistances. Hence, a model 
is needed that is flexible enough to cover all these device types. In addition to the 
different device types the model should also be scalable over geometry as the width of a 
DMOS transistor can vary from a few microns to several millimetres. 
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It is desirable that the model should not only fit a single device, but also give the 
designer information on the process variation, and so a methodology to create corner 
models is needed. When silicon chips are produced, a systematic monitoring of the key 
parameters of devices is performed to guarantee that the chip is processed within the 
predefined limits. This monitoring provides a large statistical database from which the 
process variation can be extracted. The goal for this work was to determine a direct 
way to couple the process variation information to the model parameters and thus 
generate corner models. This link is made by teaching a neural network the relationship 
between the process parameters and the model parameters. 
The next challenge is to provide a designer with information of how the DMOS 
transistor will behave over time, as due to its operation the device will have aged. This 
means that certain parameters of the device, such as the threshold voltage, will change 
as a function of operation time. Aging is monitored by stressing the device and 
evaluating how its key parameters evolve with time. As these key parameters are the 
same as the parameters monitored for process variations, the link to the model is 
available through the neural network. This showed that the neural network technique 
can not only provide corner models but also aged models. 
9.2 Conclusions 
9.2.1 LDMOS transistors 
Different aspects of the DMOS transistor have been presented. An introduction to the 
various trade-offs that can be made when developing a DMOS transistor have been 
discussed. It has been shown that different classes of DMOS transistors exist, depending 
on how the channel is defined. These devices have been used throughout this thesis to 
characterise the macro-model that was developed. Finally, two circuits have been 
selected (the bulb circuit and the H-bridge) to validate the model and check the model 
accuracy and robustness. 
9.2.2 Modelling basics 
Some basic definitions were presented in this chapter and illustrated by a simple diode 
model. An overview of the different types of models and how they are implemented 
was shown in the second part of the chapter to provide the background required for the 
LDMOS model. 
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9.2.3 LDMOS 	macro-model 	characteristics 	and 	macro-model 
requirements 
This chapter presented an overview of the characteristics of LDMOS transistors and its 
associated ranges and values. The specifications that a good LDMOS model should 
meet to verify its performance, were also presented. 
9.2.4 TCAD simulations of LDMOS transistors 
By performing TCAD simulations, a better insight in the "internal" device behaviour 
has been obtained. The main achievement from these TCAD simulations is a good 
understanding of the capacitance behaviour of an LDMOS under typical bias conditions. 
This information has proved to be helpful when developing the AC-model. 
Another interesting analysis was the analysis of the internal drain behaviour VK. This 
has provided information on the behaviour of the drift region. A good LDMOS macro-
model should mimic this behaviour to ensure that all its components operate at physical 
bias conditions. 
9.2.5 Test-chips developed for DC and AC analyses 
A complete set of test-structures have been designed and measured to analyse DMOS 
transistors and extract their model-parameters. A novel MESDRIFT test-structure has 
been developed and was found useful for various domains of the DMOS 
characterisation (VK behaviour, self-heating, hot-carrier) 
9.2.6 The macro-model: definition, extraction procedure and worst-case 
corner models 
This chapter presented the macro model topology. The different components to build 
up the model were discussed together with a modification to model the AC-behaviour. 
An extraction procedure covering all aspects of the model has also been presented. In 
addition to a good basic model, it is important that process variations can be accounted 
for by the model and a novel technique has been described. 
9.2.7 The macro-model: verification I static aging I self-heating 
The above model has been verified for robustness, scalability and accuracy and 
methodologies proposed to include static aging and self-heating. 
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The proposed model has proven to increase the accuracy and scalability compared to 
existing models. The new improved model has been thoroughly tested in a production 
environment as the model was introduced in the AMIS I3Tx-family (13T is the 0.35im 
high voltage process at AMIS) design-kit from 2002. A small increase in simulation 
time was observed but this issue can be improved by replacing the Verilog-A module 
with a hard-coded simulator element. 
9.3 Future work 
Further improvements to the model would include 
• Include impact ionisation 
• Replace Verilog-A blocks by hard-coded simulator elements 
• Include self-heating 
• Include dynamic aging 
These topics will be discussed in the following paragraphs: 
9.3.1 Impact ionisation 
Impact ionisation has not yet been included in the model. The impact ionisation model 
available in BSIM3V3.2 cannot be used as the MOS transistor modelling the channel 
has only the VK voltage at its drain and not the full drain voltage. To include this 
impact ionisation, a dedicated feature should be added to the Veri!og-A module. Impact 
ionisation occurs in a bias region that is not used or should not be used by designers. 
Safe Operating Area (SOA) checks are implemented to warn designers that the device 
operates in a non-allowed region. 
9.3.2 Replacement of Verilog-A block to a hard coded module 
As some adaptations were needed to a standard JFET model, the easiest and most 
general way of implementation was to use VERILOG-A. However, if one wants to 
improve the speed of the simulation, hard-coding the custom equations into the 
simulator will help. The drawback of hard-coding is that the model is no longer 
simulator independent. However, as more and more users discover the advantages of 
VERILOG-A, conversion algorithms form VERLLOG-A to simulator specific code are 
expected to be included in commercially available simulators such as SPECTRE. This 
would significantly improve simulator speed and stability. 
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9.3.3 Replacement of shorted MOS transistors by custom coded 
capacitors 
The replacement of the two shorted MOS transistors by custom coded capacitors, in a 
first stage in VERILOG-A, could improve the accuracy in the AC-behaviour of the 
model. First tests have shown this improvement but this topology should be fully tested 
for robustness and scalability. 
9.3.4 Self-heating 
As LDMOS devices are often used in power applications, prediction of the self-heating 
of the device is important. At the moment it is possible to measure a device without 
self-heating as a dedicated test-setup was developed. This should make it possible to 
implement self-heating prediction in the model and chapter 8 proposed how this could 
be implemented. 
9.3.5 Dynamic aging 
In chapter 8 a method for static aging prediction was presented. However, static aging 
is a worst case prediction as all devices are treated as if they would have operated for 
the same amount of time. 
Dynamic aging tracks the operation of each single device and calculates the 
degradation. In such a way, it will be possible to accurately predict if a design will 
operate long enough to guarantee a certain life-time. 
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9.4 Final conclusion 
A new physically based macro-model for LDMOS devices has been presented. 
Modelling the VK for all bias conditions was a crucial step to achieve a good physical 
model. A test-structure to measure the VK was developed to confirm the observations 
made by TCAD simulations. 
The model has been verified at device and at circuit level for different criteria (accuracy, 
scalability, robustness, temperature range). It has been installed in the AMIS design 
system where it proved to be functional and has helped to deliver first-time right 
designs. 
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Appendix A: Verilog-A code of the adapted jfet module 
include "discipl:ne.h" 
'include "constants .h" 
'I 
/1 Based on the OVI Verilog-A Language Reference Manual, version 1.0 1996 
'I 
'I 
nodule n_jjfet(vdrain, vbulk, vsource, vprobe); 
inout vdrain, vbulk, vsource; 
inout vprobe; 
electrical vdrain, vbulk, vsource, vprobe; 
real parameter area=1 from (0:inf); 
?arameter real beta=0.lm from (0:inf); 
Darameter real lambda=0; 
Darameter real is=le-16 from [0:inf); 
Darameter real gmin=lp from (0:inf); 
Darameter real mm=0.5 from (0:1); 
Darameter real fact10.0045 from (-lO:inf); 
Darameter real fact2=-0.126 from (-lO:inf); 
?arameter real fact3=1.2154 from (-10:inf); 
?arameter real fact4=1 from (-10:inf); 
Darameter real fact5=1 from (-10:inf); 
Darameter real fact6=1 from ( - lO:inf); 
Darameter real tnom=300 from (200:500); 
Darameter real vttc=0 from (-20:20); 
Darameter real betatc=0 from (-20:20); 
Darameter real (* integer inherited_mfactor; *) m=l; 
Darameter real Vref=0.1; 





real ax, ay, bx, by, cx, cy, betas, temp; 
analog function real smooth exp square; 
input vv; 
real vv; 
smooth exp square=pow (ln (lexp (vv) ) , 2); 
endfunction 
analog begin 
9 ( initial_step or initial step("static") ) begin 
temp = $temperature; 
A-2 
Appendix A: Verilog-A code of the adapted jfet module 
be:aa = (beta 	area) pow ( (1.01), (betatc (tetp-ttcm))); 
ax = factl; 
ay = fact2; 
bx = fact3; 
by = fact4; 
cx = fact5; 
cy = fact6; 
Vgs = V(vbulk, vsource); 
Vgd = V(vbulk, vdrain); 
Vds = V(vdrain, vsource); 
Vps = V(vprobe, vbulk); 
end 
temp = $temperature; 
betaa = (beta * area) *pow((l.01), (betatc*(remp_tnom))) ; 
ax = facti; 
ay = fact2; 
bx = fact3; 
by = fact4; 
cx = factO; 
cy = fact6; 
Vgs = V(vbulk, vsource); 
Vgd = V(vbulk, vdrain); 
Vds = V(vdrain, vsource); 
Vps = V(vprobe, vbulk); 
help =ay+ (by -ay) / 2 * (tanh(( 2 *vps_ ax-bx)/(bx -ax)) +1.0) 
+ ( cy -by) / 2 * ( tanh(( 2 * Vps - bx - cx )/( cx -bx )) + 1.0); 
vtt = ((help) *1) +vttc* (temp-tnom); 
Vgst = Vgs - vtt; 
Vgdt = Vgd - vtt; 
Id = betaa * ( smooth exp square(Vgst/Vref) - smooth exp square(Vgdt/Vref) 
* pow( Vref, 2 ) * ( 1 + lambda * abs(Vds) ); 




Appendix A: Verilog-A code of the adapted j fet module 
Equations used in the VERILOG-A block: 
IDS = I/) .m+gmin.V 5 
Where 
Vga! 
ID  = beta 	
± V.1/Vref))2 - (
1n(1 + e 
ivref))2) (v )2 	+ lambda x abs(VDS )) \ref, 
With 
Vgc, = VGS - V 77 
Vgdt = VGD - Vrr  
V77 
= _(ay+( by  -ay" (tanh(2xV 5 —ax—bx) 	( cy_by'ç(tanh(2xVp s —bx—cx) 
1 2 	 bx — ax 	 2 J 	cx—bx 	JJ 
VGS = Voltage between jfet-gate and jfet-source 
VGD = Voltage between jfet-gate and jfet-drain 
VDS = Voltage between jfet-drain and jfet-source 
Vps = Voltage between dmos-gate and dmos-source 
IDS = current flowing through j fet drain and source 
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Abstract 
The behaviour of the capacitances of 
LDMOS devices is analysed as a function of 
gate and drain bias, using TCAD 
simulations and S-parameter 
measurements. Both simulations and 
measurements revealed that instead of the 
smooth sigmoid shape usually seen in 
MOST'S, the capacitances of LDMOS 
devices show a distinct ridge at low Vds. 
Examination of simulations indicates that 
these phenomena are linked to the non-
uniform doping of the channel and the 
complex interaction with the depletion 
zones in the drift region. This insight is 
used to propose an improved macro-model 
•for the DMOS device. 
1. Introduction 
DMOS devices are more and more 
applied in dynamic applications such as 
switching in power systems and line slope 
controlling in electrical motor drivers. 
Existing DMOS models are not accurate 
enough and spice-models are especially 
weak when modelling AC performance. It  
is known that the intrinsic gate-drain and 
gate-source capacitance, which to a large 
extent determines the turn-on and turn-off 
characteristics of a switch, is not well 
modelled. 
To investigate the capacitance behaviour, 
TCAD simulations and S-parameter 
measurements were performed. 
2. Device description 
A cross-section of the device under 
investigation is presented in Figure 1. The 
Alcatel Microelectronics 12T-flow is based 
on a 0.7um CMOS process-flow to which 
some extra masks and implants are added to 
provide high voltage features. 
I 
P. 	 OMMIL- 
wen en 	P 
V 4 
Figure 1: LDMOS cross-section 
The LDMOS is an asymmetric device, 
with the drift region on the drain-side 
located in a lightly doped N-tub. The 
13-3in 
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channel is self-aligned to the source and is 
created by the out-diffusion of the P-body 
under the gate. As a result the dopant 
distribution along the channel is non-
uniform, decreasing towards the drain. The 
higher breakdown voltages are achieved by 
the depletion region that extends from the 
P-body into the drain leading to a voltage 
drop between the drain contact and the 
channel-region. The gate oxide and the 
polysilicon extend beyond the channel of 
the device. 
This LDMOS device was measured and 
simulated for a number of bias conditions. 
The gate voltage was swept between —5 and 
lOV with the drain voltage stepped from 0 
to 18V in steps of 2V. 
S-parameters were measured on-wafer up 
to 5GHz using the 37369B Anritsu-Wiltron 
vector network analyser. A simple open-de-
embedding procedure was used. 
TCAD simulations were performed using 
Silvaco software with the process input 
deck being calibrated using SIMS and SRP 
profiles as well as SEM cross-sections. The 
device simulations were performed using 
the Lombardi model for the carrier mobility 
taking into account high-field velocity 
saturation effects. 
3. Experimental results 
Three TCAD experiments were 
performed: A device simulation on the 
complete LDMOS structure, a device 
simulation on the channel of the LDMOS 
without drift region and a device simulation 
on a extended drain MOS transistor which 
has an uniform doped channel. 
3.1 Complete LDMOS structure 
Figure 2 compares simulated and 
measured capacitance characteristics. A 
good agreement is observed between both, 
taking into account that on the measured  
device the body and the source are tied to 
ground, whilst in the TCAD, the body 
terminal is separated. The remarkable 
feature in this figure is the peak on the Cgd 
capacitance around the threshold as already 
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Figure 2: Measured and simulated LOMOS 
capacitances at Vds = OV 
Conventional MOST's do not show such 
a peak, as can be seen in figure 2 of 
reference [1]. Simulations (figure 3) and 
measurements of an extended drain MOS 
transistor, having a uniform doped channel, 
show capacitance characteristics similar to 
a conventional MOS. 
This fact leads to question the validity of 
the statement in [1] that the peak is caused 
exclusively by the high resistance of the 
drift region. 
- 	 r 
Cgb 
Cgd 
- 	 . 	 Cgs 
..Ygs 
Figure 3: Simulated extended drain MOS 
capacitances at Vds = OV 
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3.2 LDMOS channel-only 
To further demonstrate the influence of 
the non-uniform channel doping on the 
capacitance characteristics, a channel-only 
LDMOS device was simulated. The cross-
section in figure 4(a) shows how the device 
was cut at the junction of the Pbody to Ntub 
and a new drain contact was made. 
Figure 4(a) cross-section of "channel"-device 




Figure 4(b) Cgs, Cgd simulations of the 
"channel"-device (Vds=OV) 
The capacitance simulations still show 
the distinctive peak, although the resistance 
of the drain region is comparable of that of 
the source. This allows us to conclude that 
the peaking behaviour of Cgd is caused 
essentially by the non-uniform channel-
doping and is reinforced by the interaction 
of the highly resistive drift region. 
3.3 Cgs and Cgd at Vds = OV 
When sweeping Vgs, we see that a 
channel starts to form from the drain side, 
causing an increase of Cgd, before the onset 
of conduction. Then, when Vgs rises 
further, a channel finally forms at the 
source side which takes over the control of 
the charges at the drain causing the  
decrease of Cgd (fig.2) and the increase of 
Cgs. 
3.4 Cgs and Cgd when Vds > OV 
Using TCAD simulations, the analysis of 
Cgd and Cgs was extended to non-zero 
drain biases. 
At first the increase of the drain bias 
triggers a paradoxical increase of the Cgs 
capacitance.(fig.5(a)) This can be explained 
by a further transfer of charges controlled 
initially by the drain to the source charge, 
because of the extension of the depletion 
zones in the drift region. 
At a given Vgs, the Cgs capacitance 
increases up to the point where the channel 
region starts to saturate. The Cgs surface 
shows a distinctive ridge that is tracking the 
saturation limit. 
Beyond this point, a depletion zone 
appears underneath the bird's beak, 
repelling the current flow and the mobile 
charge carriers away from the oxide and 
squeezing them against the extension of the 
depletion zone from the N-tub to P-body 
junction. This results in a net decrease of 
the total gate-capacitance, that reflects in 
the decrease of both Cgs and Cgd. This 
tunnel-effect is depicted in figure 5(b) and 
figure 5(c). 
CCS 
Figure 5(a) Simulations of Cgs as a function 
ofVgs and Vds 
M. 
Figure 5(c) Simulations of Cgd as a function 
of Vgs and Vds 
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Figure 5(b) "Tunnel"-effect 
4. Sub-circuit model 
The non-standard capacitance behaviour 
of the LDMOS device can not be rendered 
with the standard BSIM30 model. A 
dedicated subcircuit-model needs to be 




Figure 6 Sub-circuit model of LDMOS device 
The subcircuit contains a standard 
BSIM30 model for the channel-region, a 
second MOS device with short-circuited 
source and drain to account for the peaking 
behaviour of Cgd and a JFET to model the 
pinch-off of the drift-region. The analysis 
shows that the second MOS transistor needs 
to have a lower threshold voltage than the 
channel device. This threshold voltage is  
fitted on the onset of the measured Cgd 
characteristics. On-going work is in the 
process of optimising both the parameter 
fits and the capacitance behaviour. 
Conclusions 
Good agreement has been obtained 
between TCAD simulations and 
measurements of LDMOS capacitances. As 
a result it has been possible to use TCAD 
simulations to identify the dominant regions 
related to the capacitance behaviour. Non-
standard MOS capacitance behaviour was 
observed and an explanation is presented. 
This has resulted in the proposal of a new 
sub-circuit model, which is in the process 
of being optimised. 
Acknowledgements 
The authors would like to thank F.Valino 
and P.Moens for their help. This work is 
supported by the IST-1999-12257 
Automacs project. 
References 
[I] 	E.C.Griffith, 	S.C.KelIy,J.A.Power, D.Bain, 
S.Whiston, P.Elebert, M.O'Neil, "Capacitance 
Modelling of LDMOS Transistors", IEEE Solid-State 
Device Research Conference, Sept 2000, pp  624-627. 
[2] Olsson, J., Valtonen, R., Heinle, U., Vestling, L., 
Soderbarg, A.. Norde, I-I., "A Capacitance-Voltage 
Measurement Method for DMOS Transistor Channel 
Length Extraction", IEEE mt. Conference on 
Microelectronic Test Structures, March. 1999. pp.  135-
140. 
RIM 
Appendix B: Publications 
A neural-network-based local inverse mapping technique for 
building statistical DMOS models 
S.F. Frère" 2 M. Anser' A.J. Walton2 
B. Desoet& 
J. Rhayem' AMI Semiconductor, 2 School of Engineering & 
2300 Buckskin Road, Electronics, Scottish 
Steven_Frere@amis.com  
Pocatello, Idaho, USA Microelectronics Centre, 
'AMI Semiconductor, 
University of Edinburgh, 




This paper presents a methodology to circumvent the 
time consuming standard approach for statistical model 
development. The methodology is a two step process. The 
first part defines the relationship between electrical 
device parameters and model device parameters by 
means of training a neural network. The second stage 
uses the neural network to create ;,'orst-case model 
parameter sets. In order to select an appropriate set of 
worst-case electrical parameters, a multivariate 
statistical analysis is performed, such that correlations 
between device parameters are taken into account. The 
neural network approach also enables a Monte-Carlo 
model to be generated. The advantages of the proposed 
methodology are its speed improvement and accuracy. 
1 Introduction 
A commonly used approach to create worst-case 
models is to use a Monte-Carlo analysis to build a large 
statistical database of accurate model parameter Sets by 
the direct extraction of parameters on a large population of 
devices. This involves measuring the complete IV 
characteristics on all samples, extracting models using 
optimisation, studying the correlations between measured 
electrical device parameters and extracted model 
parameters, and the building of a regression model. Such 
an approach however results in the optimiser-based 
procedure skewing the distributions, adding variability 
and unexpected correlations [I]. In this paper we describe 
an alternative methodology where the optimiser-based 
extraction step is circumvented by building a local inverse 
of the mapping from the model parameters to the electrical 
parameters around the typical model [2]. Building this local 
inverse involves sampling the model parameter space and 
performing an analysis of the sensitivity of the simulated 
electrical parameters with respect to some key model 
parameters. The method used to build this inverse  
mapping around the typical parameter set involves 
training a neural network [3]. 
Device and technology description 
A cross-section of the device under investigation is 
presented in Figure 1. The 121-flow is based on a 0.7pni 
CMOS process to which some extra masks and implants 
have been added to provide the high-voltage features. 
From Figure 1 it can be observed that the LDMOS 
transistor is an asymmetric device, with the drift region on 
the drain-side located in a lightly doped N-tub. 
Bulk 	Source Gate 	 Drain 
• — 
N+) 




Figure 1: Section through an LDMOS. 
The channel is self-aligned to the source and is created 
by the out-diffusion of the l.body under the gate. As a 
result the dopant distribution along the channel is non-
uniform and decreases towards the drain end. Higher 
breakdown voltages are achieved due to the depletion 
region that extends from the P-body into the drain, which 
provides a voltage drop between the drain contact and the 
channel region. The gate oxide and the polysilicon extend 
beyond the channel of the device as illustrated in Figure 1. 
A systematic monitoring is performed on the following 
key parameters (called &test parameters) of the LDMOS 
transistor: 
Im 
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• Transconductance: 
GM 	 atVns=lOOmV 




• 	Saturation current: 
IDSAT = Ijj at VI)s = 25V and VG= 5V 
• On-resistance: 
RON = .fa at VDy  500mV and VGS = 12V. 
II, 
The observation of these characteristics is a standard 
procedure used to monitor the stability of the production 
process. As a consequence a large database is generated 
providing statistically relevant information for every 
processed device. 
3 Mapping of electrical parameter space 
onto model parameter space 
3.1 Identification of key model parameters 
based on sensitivity analysis 
In order to be able to construct a mapping from the 
electrical parameter space onto the model parameter space, 
it is important to limit the number of model parameters to a 
set that is able to describe the process variations. A 
sensitivity analysis therefore is performed to investigate 
the impact of the model parameters on the simulated 
device characteristics. The sensitivities are calculated 
using a measurement-based perturbation method, where a 
specified parameter p is perturbed from its nominal value 
by an amount zIp, and the change 4F on the specified 
performance measure F for the device is determined. For 
meaningful comparisons, the result is normalised. Thus, 
the normalised sensitivity is determined as: 
sensilivily = 
The model used to characterise the LDMOS device is a 
macro-model [4]. The corner extraction methodology 
described in this paper has been developed for DMOS 
devices, but could as well be applied to other devices. The 
motivation in choosing an LDMOS transistor is that there 
is no automatic direct extraction method available. 
For each electrical device parameter (VTH, GM,,. 
IDSAT and RON) a sensitivity analysis was performed. 
This analysis resulted in a set of model parameters that 
capture most of the variability of the &test parameters 
(see Table I). The definition of these model parameters is 
as follows: 
• vihO: threshold voltage of the MOS transistor 
modelling the channel of the LDMOS. 
• uO: mobility of the MOS transistor modelling the 
channel of the LDMOS, 
• Vsai: saturation velocity of the MOS transistor 
modelling the channel of the LDMOS, 
• R: series resistance parameter modelling the on-
resistance of the LDMOS, and 
• Tox: oxide thickness of the MOS transistor modelling 




GM—, IDSAT RON 
whO 106% -23.7% -36.5% 9.2% 
uO -1.80% 82.5% 32.6% -40.7% 
Vsat -03% 16.7% 81.6% -19.3% 
R -0.1% -15.1% -26.2% 72.0% 
Tox -1.4% -61.1% -31.9% 8.8% 
Table 1: Impact of the key model parameters on 
the E-test parameters. 
3.2 Building the local inverse mapping 
After identification of the key model parameters 
affecting E-test measurements, it is helpful to then build an 
approximate inverse mapping of the relation between the 
simulated E-test measurements and model parameters. 
This approach enables all measured E-test parameter 
vectors to then be directly translated into model parameter 
vectors. The method used in this work for building the 
inverse mapping is to use the typical model (matching 
nominal device performances) and then employ 
experimental design (DOE) to vary the model parameters 
and obtain simulated btest data. Once matching pairs of 
E-test and model parameter vectors are obtained, they are 
fed as training data to a neural network in order to achieve 
the desired inverse mapping. A schematic overview of this 
procedure is presented in Figure 2. The type of neural 
network used here is a multi-layer perceptron with S input 
neurons, I intermediate layer containing 7 neurons, and 5 
output neurons, in combination with the quasi-Newton 
training algorithm. 
A DOE comprising more than 3000 data-points yields a 
round-trip accuracy on the order of 1% or better. 
W. 
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Typical 	 Model Par. 	 ETest 
Model Vectors 
Figure 2: Flow for translating E-Test parameter vectors into model parameter vectors. 
The total time needed to simulate the device for all 
different model parameter values is around 4 hours, while 
the time needed to train the neural network is only a 
couple of minutes. It is clear that this method constitutes a 
speed improvement over the method described in [I]. 
Once the neural network is trained and the accuracy of 
the approximation is assessed, it is possible to feed a large 
set of measured Btest parameter vectors to the neural 
network, such that a large population of model parameter 
vectors can be obtained. 
4 Generation of worst-case models based on 
a multivariate analysis 
4.1 Univariate approach 
The philosophy used for corner simulations and worst-
case models is all about the level of guarantee that these 
simulations can give at the product level. Therefore the 
worst-case models are defined as a function of a specific 
performance measure and a confidence level. The 
confidence level is defined as the probability of finding 
devices in the population with performances within the 
two extreme values of the worst-case models. 
The traditional methodology used to generate worst-
case models consists of performing a univariate statistical 
analysis on individual &test parameters, selecting corner 
values for each individual parameter based on a desired 
confidence level, and fitting the model parameters to the 
generated worst-case parameter sets. The problem with 
this approach is that it does not take into account 
correlations between E-test parameters and as a 
consequence the combinations of worst-case E-test 
parameters may be unrealistic in practice.  
4.2 Multivariate approach 
The methodology proposed here starts from a 
multivariate analysis on a large population of data and 
there are two approaches. These are either an examination 
of the &test parameter vectors or the model parameter 
vectors, translated from Etest parameter space by the 
neural network. Both methods have been investigated in 
order to see if comparable results are obtained. 
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Figure 3: Corners as the intersection of the 
extreme performance locus and the 99.73% 
confidence locus of the population. 
Setting the location of the worst-case models in the 
model parameter space is achieved by identifying devices 
with extreme performances along the specified confidence-
level locus of the population. In the case of a multivariate 
normal distribution, the confidence locus is an ellipsoid, 
with all points at a fixed variance-weighted distance from 
the typical model. This ellipsoid can be obtained using 
Principal Component Analysis (PCA). Figure 3 shows a 
graphical representation of the corner selection process. 
In the particular case shown here, the performance 
UMS 
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measure chosen was a combination of DMOS switching 
speed and RON performance. 
The resulting worst-case models are displayed in 
Figure 4 in terms of parameter excursions from the typical 
values, normalised by the univariate standard deviations. 










vth0 	uO 	R 	Vsat 
Figure 4: Parameter excursions for worst-case 
models normalised to univanate standard deviations. 
A comparison between the two methods (analysis on 
model parameters versus analysis on Stest parameters 
respectively) is shown in Table 2. It can be observed that 
the relative differences between 5.test worst-case values 
generated by both methods are less than 4%. As the 
neural network mapping has accuracy better than 1%, 
these errors can be attributed to the non-linear character 
of the DMOS model and the linear character of the 
principal component analysis. Indeed, if a confidence 
locus is an ellipsoid in one domain, then the transformed 
locus will not be an ellipsoid, and as a result it cannot be 
obtained using PCA in the other domain. 
Stow corner 
E-test space Model space Difference 
VTH(V) 2.759 2.763 0.1% 
GM,,,(j1A/V) 1216 1174 -3.5% 
RON(Q) 3052 304.1 -0.3% 
IDSAT(pA) 1646 1610 -2.2% 
Fast corner 
E-test space Model space Difference 
J'TH (V) 2.389 2.385 -0.2% 
GM_ (pAIV) 1405 1390 -1.1% 
RON(T2) 279.4 276.1 -1.2% 
IDSAT(uA) 2479 2461 -0.7% 
Table 2: Comparison between worst-case corners 
obtained from analysis on model parameter space 
versus E-test parameter space. 
It is clear that any analysis should strive to make 
principal component analyses in a domain constituted by 
parameters, which are either uncorrelated or related in a 
linear fashion to each other, e.g. dimensions and physical 
material parameters. In some sense model parameters are 
one step closer to such parameters than E-test parameters,  
which can be illustrated by the fact that IDSAT 
distributions are inherently non-normal. 
Monte-Carlo models 
After translation of a large set of Etest parameter 
vectors to model parameter space by the trained neural 
network, it is possible to create a Monte-Carlo model. 
Indeed, after performing a principal component analysis 
on the model parameter data set, a set of linearly 
independent vectors in model parameter space are 
available. These vectors, together with the appropriate 
eigenvalues (variances) can be fed to a Monte-Carlo 
analysis tool inside a circuit simulator. 
6 Conclusion 
This paper has presented an accurate new 
methodology that drastically reduces the time by a factor 
of 10 to create both worst-case and Monte-Carlo models. 
In addition this method also avoids skewing the 
distributions, adding variability and unexpected 
correlations, in contrast to an optimiser-based procedure. 
The methodology is a simple and robust two-step 
process. First an extensive experimental design is set up, 
where by means of simulation, E-test parameters are 
obtained as a function of key model parameters and an 
inverse mapping then performed by a neural network. As -a 
second step a large set of measured Blest parameter 
vectors is fed to the neural network, such that a principal 
component analysis can be performed in model parameter 
space. This information can then be used for the rapid 
creation of realistic worst-case and Monte-Carlo models. 
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4bjtmer This paper proposes an improved SPICE 
macio400dCl for the L.DMOS device which performs 
tignificanuly better than existing models in both DC end AC 
regiems. It has been implemented using standard etesner,ts 
and Velilog.A modules and as a coneeqoenoc is ciinulator 
Independent. 
INTRODUC1ON 
DMOS devices em being increasingly employed in 
dynamic applimliois such as switches in power systems and 
for tine slept control of dewiud motor drives (I). 
However. DMOS models based on a standard MW model 
such as 3SIM3 sin not sufficiently accurate and are 
especially poor sutton modelling the AC peefosmattoc of an 
LDMOS device as can be observed in Figure I. 
-V.--  C_5• C,, 
- 00• c0 nemess i,... 
C - 
3 , 	 7 
Figure I. Comparison between meassnementi and 
simulations based on a simple BSIM3V3.2 model at 
V05 'OV for an LDMOS device with WdOium. 
It is known that the itiiringic gase-dotir, and gats-soviree 
capacitances, which to a tugs extent determine the him-on 
and offtharacteristics of a switch, arc not well modelled 1 2 1. 
To better undeutand the internal operation of the device 
TCAD omalsunons have been used as a pbttbrm to Increase 
understanding and thereby develop us superior model by 
improving the capacitance behaviour. 
DEVICE DESCRIPTION 
A croes-section of the device under investigation Is 
shown in Figure 2. The device is a floating Lateral 
nOMOS (LDMOS) processed using the AM  Scmiooediitior 
12110041ow. This is a amait power technology based on a 
0.7zm aidOS process, to which some extra masks and 
ingitsusis have been added to provide the high voltage 
features f3J,  From Figure 2 it can be observed that the 
WMOS transistor is an asymmetric de'nce with the drift 
region on the drain-aide located ma lightly doped N-tub, 




Figure 2. Cross-section oldie 60V floating oLDhtOS. 
The channel is self-aligned to the poly, and is cniatod by 
thc out'diflosion of the P-body under the gate. As a remIt 
the decant dinribution slcitg the chesuiel is non-uniform end 
decreases towards the drain end. Higher breakdown 
voltages are achieved due to the depletion region that 
extends turn the P-body into the drnjn, which provides a 
voltage drop between the drain cosines and the 
cannel-region. The gate oxide and the potynilicon extend 
beanul the channel of the device as illustrated in Figure 2. 
For the device examined in this paper the gate oxide 
thickness is 42 am, the duuit,old voltage (VT) 2.4V, the 
off-moe bmekdawn volta&c (Von) 70V and the specific 
on-resistance (R..) Is 160 mUxmns. Also Indicated on 
Figuse 2 nit the irttnnsic drain voltage V5 at the pbodye'rrtab 
juncilon and the bird's beak voltage V. 
INTRINSIC DRAIN VOLTAGE WK) BEHAVIOUR 
IN RELATION To GATE AND DRAIN VOLTAGE 
It has been shown that an analysis of the Imentai drain 
voltage (ye) is o valid indicator to extract the drill region 
resistance behaviour. In previous publications (41,5J. an  
explanation (or the V, behaviour wan given based on an 
analysis of the depletion regions present In the LOMOS 
device. This is one conies, as the potential dissslbamtio in the 
LD%IOS transistor is not only determined by the voltages  
applied to the gate and drain, but also by the CWTCOI density 
0-7803-8855-0/05/520.00 @2005 IEEE 	05Cl137622 
75 
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and aesoelated space charge. The siamlatiors in Figure 3 
show the effect on Vm and Ven of an open source (Lc. no 
current flowing in the device) compared to the namnat 
condition (a grounded tclwce with current flowing in the 
device). For Vt,, .e V1 = 2AV, the transistor is off and the 
conta th open and grounded sources mcrgc. V y in linearly 
dependent on Vat dun to capacitive coupling of the gate. For 
the case when the enurec of the transistor is grounded, 
current starts to flow In the transistor from the moment Van 
exceeds V1. The smec charge associated with the majorIty 
carriers in the drifi region will after the potential distribution 
in the device, and hence alto the VK potential. provided the 
electron concentration is the same or exceeds the doctor 
concentration in the drift region. This is, in pzcilkular, true 
for L1)MOS devices with a lightly doped drift region. It is 
evident front Figure 3 that withosn cutTtmt flow in the device, 
Vv, ooaotonlcafly increases as a funtilon of Von whereas to 
real operating conditions (source grounded), the V x po*cntuiJ 
starts to diverge froan this as soon as Van> V 1. For some 
biasing condItions, the V 5 potential even starts to decrease. 
amely. the effect of the easTern flow has a large effect on 
the V5 potential, and an such coeds to be inkcn into account 




Figure 3. V5 and Von as a function of Ves with source 
closed and open at Vits - WV en from ainiclatiosia. 
An analysis of the potential, current flow and apace 
charge bus been perlbrmed wing ii) device alrnaLatiot. The 
resulting space charge simulations; are pretested in Figure 4, 
with the length of the accumulation layer identified as 
and the length between the channel and the field oxide being 
denoted by It can be seen that for yea> v,', part of 
the lowly doped n-type region wider the gate oxide forma an 
accumulation layer where the current tlow. This 
accumulation layer becomes larger for increasing Van and at 
approximately Vt,.1V, it ranches the tip of cite bird's honk 
(tee Figure 4(b)). From this point on (L,> L..... the 
lateral extension of Site accumulation layers less dependent 
on V05 became of the thicker lieu oxide, which (hems the 
bird's bask, resulting in lean gate coupling. 
76 
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Figure 4. Space charge behaviour for di ft'ereiit bit 
conditions: (a) Vt, — 4.2V (b) VGs 7.OV (c) V t, 
96V. For all sinnitetiona Val, was onto by. 
To explain the VK and V55 behaviour, it it itt$IXSJthVt CO 
plot the contributions of the channel. acetinudatlon and field 
oxide drill regions to the total resiarnnce which it presented 
in Figure 5 as a function of V. for VlOV. These graphs 
show that the clautaci rcniateticc decreases monoromealty 
with increasing Vita The field oxide drift resistance 
decreases with V, t, until the space charge region reaches the 
tip of the bird's beak (at around V05 = 7V). Further incromes 
In V0 5 show that the gate control on the field oxide drift 
region then becomes very small, and en such the field oxide 
drift resistance saturates. A similar saturation is observed for 
the accumulation regitm but at a higher V 0 . This can be 
explained by the higher gate coupling (thin oxide) of the 
accumulation region. In the end, the s.baonel resistance also 
starts to saturate. These three coiifribstiong to the total 
transistor resistance determine she V5 and Van potential in 
the device, as the channel, accumulation and field oxide drift 
reslatoes are in series and hence act as a voltage divider. For 
example, inspection of the potential at the bird's beak (V a ), 
indicates that the field oxide drift resistance completely 
saturates when Van> 7V. whereas both the channel end the 
nccunutltion resistance decrease further for increasing 
vatocg of Van. A larger polemial drop occurs over the field 
oxide drift resanor. and be= she Vag potential will start to 
decrease as can be observed in Figure 3. A similar 
explanation holds (in the V5 potential dun to saturation of 
the accumultalon layer resistance, at a higher V Gs voltage 
B-12 
'• 	 ''' 	 --------- --  
T ' i  
wpm 
Figure 7. lils-Vds comparison of of the or+giasl structure 
(without probing nodc) and the mmahift amierure. 
PROPOSED MODEL TOPOLOGY 
Figure 8 shows the proposed LopoIon' far the new 
izepruvesi LDMOS model, which overcomes many of (be 
limitadon of the inditsey ataadazd USIM3v3.2 modal wticli 
was designed primarily for low voltage devices. 
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(see Figure 3). 
The dependency of V 5 and Von Vcze is stmigbttww.id. 
When Vtze is increased, a widc depletion layer is formed 
between the P.bvdy and N.tub regions. As auJi of the 
larger depletion nldtb a higher gaze voltage is oseded an 
accumulate the lowly doped n-type region tendar the gaze 
oxide. As VD3  iccrcaacs, the maxhnien value of V5 shifts to 
£ hisjtetVos. 
I 0.2 0.6 0.4 
V5, (V) 
Figure S. Variation of the chancet accumulafm and 
field oxide drift region resistance ClL.. R. and 
$10 function of V05 (Vos IOV). 
MESDRIPT TES1-STRUCTURE 
A drift resistance extraction method was developed (6). 
It Involves a dedicated test gtruutwc (Figure 6). which has a 
probing point to enabta access to the vohngc as the X-point 
for any bias ocadidon. This elniciura was designed to 
verify the drift resistance resells, which was cusdaned in 
M 
LJ. 
Figure 8. Sub-dhceii model of LOMOS device, 
Key fastuecs of this metro-model arc (I) an adapted 
IFEF to model the drift region resistance cod (2) shorted 
PMOS Ountiatora. whith model the capacitance behaviour 
of the drift rcgscm. The foflowing section briefly daseribes 
the key components of the model. 
JFET(J!) (drift eagles) 
The drift region is modelled using a modified WET 
model with thc equations based on the SCISjCItII3OO & Hodges 
Figure 6 Croaa.secuonof the added of implant within 	model P1. 	These cquaesolze SIC irTiteiiteiited in a 
the MMRIFT wiios strucarre. 	 Vceilog.A module. The operation of the WET is nieli diet, 
when a more negative voltage is cpplle4 to the gate of the 
It can be men in Figure 7 that the probing node does not 	WET, the device becomes more resistive as the depletion 
afihet the DC behaviour of the device 	 regions expand narrowing the channel of the JFET. The 
gaze voltage of the JFET is in furl the voltage between (ha 
bulk and the V5 point of the macro-modeL Thus, an 
increase In V, making the gate voltage of the NET more 
negative, will result In a higher WET resistanm which 
ourregmtris to the bcbavioue detailed previously, The 
adaptation of the JFET model provides (ha capability flu the 
77 
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thtethotd voltage of the .IFET to be dependent on the gete 
voltage of the WMOS (Figure 9), winch is casenifol for the 
modal to nebicvo a good ovtrl] accuracy. It the threshold 
voltage of the J1ET is fixcd a large inereaso in V 1 piaches  
off the WET cliamiet completely, resulting in the drift region 
resistance being too high. By  making the tbcsbold vohagc 
of the WET inerceur with VOS, the moot o wider voltage 
range Is possible, as the WET will never pinch off  
completely. This limitation is obetrved in (B). FIgure JO 
sbom the SPICE simulotlon result of V5. The high V5 
value when Vag is below VT is dun to the foeS that there is no 
taurasu flowing. When Vag is higher then V, the behaviour 
is similar to that shown In Figure 3 although it Should be 
noted that the voltage level is higher. This can be 
explained by the fact that the voltages obtained by TCAD 
simulations are highly dependent on dic location of the 
probing point. 
Vp1, 	Vj V 
Figure 9. WET Vr dependence as a function of Von. 
RESULTS AND DISCUSSION 
The parameters for this new modal have been 
extracted from WMOS devices capable of handling 60V on 
the drain and 12V on the gate. The extractions were 
perteansd on a device set with widths ranging from 20 to 
2$0leox The model bas been vcnftod for the conrpletc bias 
range and good agreements between model and 
mes$memcntt have been obtained as illustrated by the 
AC-characteristics shown in Figure II end the DC 
(a) 







Figure 10. Vsas modelled byaWFfusafwicsionofVas  
atVl0V. 
Shorted p.e.pe MOS transistorS (147 & 143) 
Two aborted p-type bIOS devices (for an n-type DM05 
model) have been isnpleaented in order to model the N-tub 
region overlapped by the poly plate. The transistor M2 has 
a thin gato-oxido sod models the drift region covered by the 
thin oxide of the DMOS. Translator M3 has a thick 
gate-oxide and modelz the drift region covered by the field 
oxide of the DM05. The drift region changes from 
thycralon to depletion to accumulation with incrt2lng V 09, 
the behaviour of which Is similar to the unpeeloutce 
operation of a p-Sypc MOS device under similar bias 
conditions. By using the enpacitance bcliavtmir of a p-type 
bIOS device In en n.type DMOS model. together with 
axtuaze modelling of the drift resistance, a good fit of the 
L.DMOS capacitances can be obtained. 
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Figure II. Sinadneed and meanued Con and Cog curves as a 
ftmcilon of VGr, as V01– 0 and 20V (or both the old said new 
models, (WwiCpm) (a) Comparison betwccn measurements 
and simulations based on the new macre-modal at Vag - OV; 
(b) Cosrpasfrcn at Con nonments and simulations based 
an the new macro-model and old model at V05 = 20V: (c) 
Comparison of Con measureniems and simulations based on 
the new macro-model end old model at V WV. 
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ciminctesiatins shows in Fifiwe Il. The tesnicmaturc 
behaviour of the model has been vatidated for tctoperartm 
ranging between -50 end I 10C (DC) and the overall 
DC-behaviour results in n..4nrn,fl enrs ethos than 10% 
The AC-rn uremmis presented in this paper we the 
testis of S-pansnster massureenente which are them 
convened to their coircapemfing capacitances This makes It 
possible to nsirc capacitances for oV 0 diflelent (Porn OV. 
A deentack is that Cas end Cus nrc measured together as the 
mutes end bulk of the device are connected together to 
allow $.pwnsneier utmourtunnuL 
The improvemesti of the now model over the 
831M3V3.2 model of the simulated capoeltanoes can be 
modily observed by conpuing Figure 1 sad Figure II. It 
Is apparent that cenvenrienal I.CO$FET models or the Philips 
MM2O model do net exhibit a peak in Cm ad It can clearly 
be seen that LDMOS devices have a distinctive cq=1Wce 
bclmvicue Figure 13 shows the AC rendis of the new 
model, and when V OVa vety good fit Is achieved with 
the new model compared with the old BS1M3V31 one, 
which struggles to ff1 the capacitances at all. For V05 
higher thamOV the fit has a maximum caves of 30% which is 
ccnsidcrcd a good lit for highly bias dependent cnpncilimccs. 
The peaks observed in the measured Cm and Coo curves 
(Figure II (b) and (c)) we %vry difficult to emetic. 
However, the new model shows an increate at the comet 
location, which is patently not pseaser in the old model. 
The 'distinctive cbaascceitszkc of LDMOS capacitanecs Is due 
to the behaviour of the duff region t81 (9). The main focus 
of this paper Is on the modelling the AC cbmucnniattcs of 
LDMOS deviate. however an overall good model should be 
eccwatc as well in AC as in DC. In Figure 12 one can we 
that the DC behaviour is also well modelled. 
IurVus at Vag-O. IV (W'40um) 
6.VreatVm=3.43,6,73,9, 10.5 and 12V 
Figure 12. LDMOS DC characteristics at temperature of 
25°C (Thick a linen arc measurcir.ems; solid line are 
sunrulelieus) 
CONCLUSION 
An improved DM05 macro-model has been presented 
which. in ccntrasl with other macro-models, is physically 
based and covers all bregions. In particular it models 
the impact of the drift region on OMOS capagilsece 
behaviour. is performs well for both DC and AC regimes 
end, as standerd elements or VeliIog.A blocks have been 
used, the modd it simulator independent which will 
facilitate its use by the design community. 
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An experimental approach for bias-dependent drain series 
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Abstract 
In this work, a simple experimental 
technique, dedicated to the evaluation of bias-
dependent drain series resistance in 
asymmetric HV MOSFETs, independent of the 
extended drift region architecture, is proposed 
and validated The technique consists into two 
experimental steps: (Z) the extraction of the 
drift resistance at low drain voltage based on 
direct and reversed configurations and (II) the 
experimental evaluation of the series resistance 
derivative as a function of the drain voltage, 
followed by its integration. The method is used 
to investigate a 60V LD-MOSFET drift series 
resistance dependence on the gate and the 
drain voltages, from low- to high-voltage 
regimes. Numerical 2D simulations were 
carried out to confirm the experimental results 
and to conclude on the physical origins of the 
reported bias-dependence. 
1. Introduction 
The proper analytical modelling of HV MOS 
transistors requires adapted characterization of 
series resistances, with particular interest on the 
drain RD (or drift, RDrft)  series resistance which 
is bias-dependent. The RD bias-dependence is 
specific to the particular extended drain region, 
engineered in order to provide increased drain-
bulk and drain-gate breakdown voltages. 
In the past years, special efforts have been 
dedicated [1]-[3] to develop or to adapt 
methods for R0 or (R D-Rs) evaluations  
originating 	in 	the 	modeling 	and 
characterization of low-voltage MOSFETs. 
Generally, these works agree on the fact that 
the accuracy and interest on a RD series 
extraction method are substantially increased as 
far as the technique is independent on the 
particular RD(VD,VG) relationship (i.e. a 
minimum assumption criteria). This paper 
proposes and validates such a method in a two-
step D.C. measurement. 
2. Test devices 
The experimental test devices are 
asymmetrical n-channel, self-aligned double-
diffused DMOS (L-DMOS) transistors, 
selected from the 1 2T technology of Alcatel 
Microelectronics, Fig. I. A 0.7tm CMOS 
process with an adapted couple of extra-masks 
and implants to provide high-voltage 
capabilities ranging from 30V up to IOOV, has 
been used. The technology provides both self-
aligned double-diffused DMOS (LDMOS) and 
drain-extended MOS devices. 








Fig. I Cross section of the investigated n-channel 
LDMOS transistor. 
HM  
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3, R0(VG, YD)  extraction method 
The proposed RD(VG,VD)  extraction method 
consists in two main successive steps: (I) the 
evaluation of the drain resistance at low drain 
voltage, R00, with the gate bias as a parameter, 
and (II) the adaptation of Often's method [2] to 
evaluate the drain resistance derivative with 
respect to the drain voltage dRWdVn at 
constant gate voltage. Finally, the drain series 
resistances is evaluated as: 
V ) 
RD(VD, VG ) = RD0(O, VG)  + -----2- dVD (1) 
0a D 
This method is useful for the development of 
analytical models for voltage-controlled series 
series resistances in HV MOSFETs since it 
allows their pure experimental evaluation. 
3.1 Inter-changed drain-source 
measurement at constant current 
Asymmetric Rs and RD series resistances are 
expected to differently impact the related gate 
and drain de-bias if the extrinsic transistor is 
measured successively in forward (i.e. normal) 
and reversed (source and drain interchanged) 
configurations, Fig. 2 a and b. In order to 
efficiently exploit this idea [1], [3], an identical 
constant drain current is injected in forward 
and reversed configuration while recording the 
VDI and VD, drain voltages as functions of VGf 
and VGr, respectively. The current level is kept 
low in order to ensure operation in the linear 
regime and ensure an identical RD value in both 
configurations, in contrast to [2]. As a 
consequence, supposing RS<<RD, the drain 
series resistance is then calculated based on the 
difference between the gate voltages which 
ensure in forward and reverse modes identical 
extrinsic drain voltages, VDI=VDr, with the 
MOS transistor in quasi-linear operation: 
R D RD  —R S = 	
Or 	 (2) 
 ID(l+dVT/dVSB ) 
Typical measurements on a LDMOS device 
and the extraction procedure are illustrated in 
Fig. 3. Based on this measurement, the low-
voltage drain, RDO, series resistances is plotted 
as a function of VG=VGr,  at constant current, 
Fig. 4. For Vo<4V, the drain series resistance 
decreases with V0, independently on the 
current levels because of the reduction of the 
depletion controlled regions in the LDMOS 
drift region. Same comments apply for current 
levels >250p.A. An experimental RDO increase 
for V j>SV is observed with this method for 
I00tA<ID<250l1A, Fig. 4. This interesting 
effect can be explained by the onset of an 
accumulation channel in the drift region under 
the thin oxide. The effect of this accumulation 
layer is the increase of the effective MOS 
channel length, Lff, which, at constant current, 
involves the increase of the extrinsic VD (and 
an equivalent higher series resistance). 
Therefore, to correctly extract RDO, the level of 
the injected current has to be carefully set. 
ID 	 1D 
RS 
: vni 	: VOr  1 Rs 
(a) 	 (b) 
Fig. 2 Experimental setup: (a) forward and (b) 
reversed source and drain, measurements dedicated 




> 	 £00 
0.01 
2 	3 4 	5 8 	7 	8 	9 10 
VGM 
Fig. 3. Experimental dependence, VDf and VD, 
versus V0 at constant injected ID  current in a n-
channel LDMOS transistor. 
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V0 (mV) =150 
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V0 (V) 
Fig. 4 Drain series resistance, R0, extracted values 
at low current bias vs. V, in n-channel LDMOS. 
3.2. Experimental evaluation of drain 
series resistance derivative dR D/dVD 
Generally, in case of MOS transistors with 
bias-dependent series resistances, it has been 
shown that a more complex modeling of the gd, 
gb and gm extrinsic conductances, as functions 
of the intrinsic ones, and including source and 
drain series resistance derivatives (with respect 
to the gate and drain voltages) must be used for 
accurate modeling. For our extraction 
procedure, we propose to artificially re-
construct the quantitative derivative dRWdV0, 
by the use of a variable resistor in the drain of 
the LDMOS transistor. With the extrinsic 
(measured) output conductance given by [1]: 
g - l+g(R fl + R p,,j )+(g j +g65)R5 (3) 
d - 
where superscript 'i' applies for the intrinsic 
transistor (see Fig. I), it follows that the slope 
of dg 1 /dRD5 versus RD,I 1d plot can be used 
for the dR0/dV0 extraction according to: 
dRl — ag/aR 	
(4) 
dVD 
Note that the usefulness of this type of 
extraction is expected to be somewhat limited 
in the saturation region of the intrinsic MOS 
transistor, when the drain current becomes 
practically independent of the drain series 
resistance. In contrast, the method appears 
particularly useful for the so-called HV DMOS 
quasi-saturation regimes when associated with 
a quasi-linear operation of the intrinsic MOS 
transistor. Fig. 5 presents the typical effect 
induced on the output characteristics of the L-
DMOS by adding various external series 
resistances. Relevant characteristics shifts are 
observed in the quasi-linear regions and in the 
saturation voltages. Based on the measured 
data reported in Fig. 5, we were able to plot g 
versus R0 and estimate with acceptable 
accuracy its slope up to VD=  15V, Fig, 6. The 
subsequently calculated drain series resistance 
derivative is presented in Fig. 7. Using a simple 
numerical integration procedure of the deduced 
derivative plot, combined with eq. (1) and 
using the corresponding value of R DO at same 
constant VG, permits the estimation of the 
overall drain-bias dependence of RD(VD) as 
shown in Fig. 7. 







0 	I 	2 	3 	4 	5 	6 
V0 (V) 
Fig. 5 Experimental ID-VD and 96-VD 
characteristics of a n-channel LDMOS transistor, 
without and with various added external drain 










- 	0 	50 	tOO 	100 200 	250 300 350 400 450 
Fig. 6 Linear plot of g 	versus Rd at various 
drain voltages and constant V (data from Fig. 4), 
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0 	 5 	 10 	 15 
V0(V) 
Fig. 7 Experimental dRWdV 0 and calculated 
(numerical integration) R0, as functions of VD at 
constant V0 (n-channel LDMOS transistor with 
channel dimensions: W401tm and L=0.91im). 
4. Simulations and discussion 
In order to confirm this method, systematic 
2D numerical simulations have been carried out 
on calibrated structures and the drain series 
resistance have been extracted based on the 
intrinsic drain-voltage concept [4] as: 
R 0 R 0  =(Vo —VK )/l D 	(5) 
where VK is the potential of the intrinsic 
LDMOS drain. Fig. 8 shows in a 3D plot the 
overall RD(VG, VD) dependence, as deduced 
from numerical simulated structures and using 
eq. (4). R0 decreases with V0 and increases 
with VD (except VD<0.5V) due to the 
corresponding control of depleted zones (J-FET 
like effect) and formation of accumulation/bulk 
channel in the drift zone. One of the most 
interesting simulation result is depicted in Fig. 
9: when VD is reduced toward linear region, a 
minimum followed by a resistance increase, 
more accentuated for high V0 appears, which 
confirms the experimental result concerning the 
impact of an accumulation channel. The very 
good agreement between the simulated and 
experimental RD(VG,VD) is demonstrated by 
Fig. 9, where both the drain resistance and its 
derivative confirm the results reported in Fig. 6 
with the proposed method (even the particular 






Fig. 8 R6=RD(VG,V D) surface plot for n-LDMOS; 
calculated with eq. (5) using data from numerical 
simulation. 













.5200 	 10' 
0 	5 	50 	15 	25 	25 	30 
V. (V) 
Fig. 9 Numerical simulation: drain resistance, R 0, 
and its derivative as functions of V 0 for various V< 
(W=40im, L=0.9 .1n1). 
6. Conclusion 
A simple, yet universal methodology, 
dedicated to the extraction of drain series 
resistances in asymmetrical HV MOS 
transistors, has been proposed and validated. 
The two-step extraction technique is quasi-
independent on the particular RD(VG,VD) 
dependence and consequently, extremely useful 
for the development of analytical models. 
Numerical simulations confirmed the 
experimental results and allowed the 
investigation of specific physical origins of R0 
bias-dependence in n-channel LDMOS. 
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Abstract 
Thorough investigations of the saturation 
phenomena in state-of-the-art HF Lateral 
DUOS architectures (L-DMOS and X-DMOS), 
based on 2D numerical simulation and on the 
new concept of intrinsic drain potential, V 
are presented The paper highlights the V 
evolution in all operation regimes, analyses the 
conusponding complor quasi-saturation 
mechanisms and originally demonstrates that 
this key potential remains at a low-voltage and 
shows a marked maximum value at low VG. A 
simple and accurate analytical modelling 
sfrateg) which is usable for any architecture-
specific bias-dependence of the drxft region 
equivalent resistance is proposed based on the 
Vr-concept. Very good model performances 
using a BSJM30 low-voltage model combined 
with the proposed intrinsic MOSFET stratezj 
are reported. 
1. Introduction 
Main interest for HV Lateral MOSFETs 
originates in their applications in automotive 
and RF. Acceptable simulation accuracy of 
these devices is obtained by the use of adapted 
macro-models based on conventional low-
voltage modules. The main disadvantage of 
these macro-models is that they are not 
physical and, moreover, not able to take into 
account the special phenomena specific to high 
voltage operation, which results in a limited 
modelling range. Key characteristic of a HV 
Lateral MOS transistors are related to the 
architecture of the extended drain (or drift)  
region, which is responsible for the so-called 
quasi-saturation effects. Several works dealt 
with the physics involved in the specific 
behaviour, especially quasi-saturation, of these 
transistors [1], [2].  Unfortunately, they were 
focused on the analysis and modelling of some 
limited ranges/effects and the overall low- and 
high-voltage regimes are rarely discussed and 
modelled together The increased difficulty in 
physical and accurate analytical modelling are 
related to complex 21) effects, specific to 
modem 1W device architectures. 
2. X- and L-DMOS device architectures 
and TCAD 
The Alcatel Microelectronics 121 flow builds 
up-on a 0.7um CMOS process adding a couple 
of extra-masks and implants to provide high-
voltage capabilities ranging from 30V to 100V. 
The technology provides both self-aligned 
double-diffused DMOS (LDMOS) and drain-
eXtended MOS devices (XDMOS) both with 
N- and P-channels. Only the N-channel 
architectures are analysed  in this paper (fig. I) 
	




(a) 	 (b) 
Fig. I Device cross-eciion: (a) X-DMOS and (b) 
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As a preparation to the MAD simulations, the 
various process layers were calibrated by 
verifying them with SIMS and SRI' profiles. 
For the bird's beak, the faster compress model 
corrected with an additional mask biasing to 
justify the spacing was used. A good fit for the 
shape is verified using SEM cross sections. 
3. Intrinsic drain voltage dependence on 
gate and drain potentials: VK(VG, V0) 
An original analysis of HV MOS devices 
based on the intrinsic drain voltage concept is 
proposed in the following. The intrinsic low-
voltage MOS transistor is delimited by the 
source of the HV transistor and the end of 
intrinsic inversion channel (boundary between 
the p-region and the extended drain n-region, 
as shouni in Figs. 1 a and b). This location is 
called the key-point and its potential is denoted 
by VE. Numerical simulated 2D structures 
allow to access the variation of Vx with respect 
to Vr, and VD in all regions of HV transistor 
operation In this analysis the self-heating was 
not enabled. Fig. 2a presents in a 3D plot the 
extracted V1, dependence. on VG and '/n 
voltages (Vs and V5 are grounded) for an 
DMOS structure. Ii is clearly demonstrated that 
V3.5V up to Vn=20V (an extended analysis 
demonstrates that V'z5V for V0<60V). The 
V value is then used to distinauish between 
the operation region of the intrinsic MOS and 
the voltage drop on the extended drift region. 
Figs. 2 b and c depict the detailed VF-VD and 
VK-VG variations. It is clear that, in a first 
approximation, the 'JR potential is expected to 
rise up with Vn- which drive; the transistor 
from linear to saturation (Fig. 2b) and also with 
V0, which raises the surface potential (Fig. 2c). 
An interesting result is that VK appears to 
decrease with VG after reaching a maximum at 
constant V (see Fig. 2b). This trend is also 
highlighted in Fig. 2b where V5 value reduces 
with V0 for gate voltages higher than around 
4V. The analysis of the 2D simulated structures 
shows that this maximum corresponds to a 
pinch-off of depletion regions in the drift (the 
current is then forced through a depletion 
zone). Fig. 3. A higher VG avoids this pinch-off 
and can even generate a local accumulation or 
carrier injection in the substrate near drift 
region bird's beak, which explains the V5 
reduction with V0 after reaching the maximum 
Similar dependence; are reported in Figs. 4 a 
and b for the L-DMOS architecture and also for 
vertical device; (3]. The particularity of L-
DMOS structure is more accentuated V- and 
VD-controlled formation of a long 
accumulation channel in the n-region under the 
thin oxide which impact the equivalent length 





Fig. 2 X-DMOS channel voltage variation function 
of V0 and Vi) : (a) overall 3-D representation. (b) VK 
vi. V0 with V0 as a parameter and (c) V5 vi. Vo 
with V, as a parameter. 
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Fi& 3 XDMOS 2D strucurens with depletion 
boundary evohilion v. VD at constant Vo(3V): 
depletion pinch-off in the drift for 2V.cV0<5V 
00 	20 	30 	40 	0 
VdM 
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Fig 4. LDMOS key-point characteristics: (a) V 
Vo with VD as, a parameter and (b)VZVD 
with Vo an a parameter. The reporteddterislicC 
demonstrate that VF < 7V in all regimen of 
operations, and a V3-controlled maximum occurs.  
4. Analysis of saturation mechanisms 
4.1 X-DMOS architecture 
The output characteristics of the intrinsic and 
extrinsic lateral DMOS transistors are reported 
in Figs. 5 a and b. The Vn quantitative 
investigation at high VD allows to distinguish 
between the following saturation mechanisms, 
Fig. 5 b: (I) at low V0 values (<41)) the 
saturation is controlled by the intrinsic channel 
pinch-off. (II) for moderate gate voltages 
(4V<VG<1OV) an accumulationlbulk channel 
forms in the drift wine the intrinsic MOS part 
remains in quasi-linear operation (no depleted 
region is present in the current path due to the 
injection of the electrons in the drift zone) the 
current is not fully saturated (quasi-saturation) 
and (Ill) for higher V0 (>101)) carrier velocity 
saturation occurs in the drift zone while the 




Fig. 5 XDMOS output charaeteiinticn: (a) intrinsic 
transistor and (b) exonmic transistor 
4. L-DMOS architectuie 
The intrinsic and extrinsic L-DMOS transistor 
output characteristics are reported in Figs. 6 a 
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is similar to the one described in the X-DMOS 
architecture (intrinsic channel or drift region 
pinch-oft). In region (11). Fig. 61,, the current 
saturates due carrier velocity saturation in the 
intrinsic MOS (which has a short-channel). As 
a result, the (quasi-) saturation current becomes 
an almost linear function of VG as it can be 
seen in Fig. 6b for VG=7, 8, 9 and IOV. Note 
that for increased V, velocity saturation or 
pinch-off in the drift can also be superposed.  
Region Ill is characterized by an intrinsic 
transistor operating in the quasi-linear region 
with an accumulation channel in the drift and a 
J-FEr like saturation contra]. 
combined with an adapted model of a voltage 
controlled source appears then natural. In Fig. 
7. typical fits on the numerical-simulated data 
are presented for the extrinsic X-DMOS 
transistor using a BSIM3v3 model calibrated 
on the intrinsic transistor, a drift resistance 
(with Va voltage drop) and a voltage-controlled 
source 	The curves cover all reported 
saturation regions. The maximum error is 
reported to be <S% and the average error 
It is worth noting that one main advantage of 
this fitting strategy, is that the parameter values 









Fin6 LDMOS output characteiistic: (a) sutriunc 
tran±tor and (b) extrinsic transistor. 
5. Towards a low-voltage MOS modelling 
strategy based on the VK-potential 
The presented investigations suggests two main 
results: (I) the V remains at a low voltage and 
its nraxinmni occurs at low V0 (V3.5V, 
V0<4V, for the X-DMOS) and (ii) the drift 
zone physical specific phenomena are mirrored 
in the Vr, voltage and can be modelled by a 
controlled V0-, V0- voltage source. The idea to 
use a conventional low-voltage MOSFET (like 
BSI43v3) to tune the characteristics of the 
intrinsic MOS (with equivalent Vc=Vg-Vs, 
V,/V) 
Fig.7 Extrinsic X-DMOS: simulated output 
chin= BS]M (dashed) . TCAD (o!id). 
Inset: pol),loniial voltage-controlled source. 
Conclusion 
An origins]. 2D simulation-based analysis of 
saturation mechanisms in HV lateral MOS 
transistors, based on the intrinsic drain voltage, 
V, was proposed. It was demonstrate that 
saturation mechanism is a sensitive function of 
the device architecture. A simple Vs-based 
modelling strategy using a low-voltage 
BS]M3v3 transistor module and a polynomial 
voltage-controlled source was validated. 
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PHYSICAL MODELLING STRATEGY FOR (QUASI-) SATURATION 
EFFECTS IN LATERAL DMOS TRANSISTOR BASED ON 
THE CONCEPT OF INTRINSIC DRAIN VOLTAGE 
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Absn'acs—This paper deals with the investigation of 
the LDMOSFET sanitation mechanisms via 2D 
ewnencal simulations and experiments. A clear 
separation between the saturation of intrinsic MOS 
transistor and complex quasi-sanitation mecbaruisnts Is 
made using the intrinsic chain concepL A modelling 
strategy for drain current bared on the experimental 
extraction of die drift series resistance is presented. 
Very good model performances using a BSIM3v3 law-
voltage model combined with the proposed drill 
resistance extracted values are reported. 
I. INTRODUCTION 
The interest in accurate modelling of high 
voltage transistors has been increased in the 
last years due to the compatibility of these 
devices with CMOS standard technology. 
LDMOS transistors are fast switching 
components able to drive high currents for 
large biasing voltages. As a result, nowadays 
LDMOS devices are largely used. in 
automotive and RF applications. An 
acceptable simulation accuracy of these 
devices can be obtained by the use of adapted 
macro-models, based on conventional low-
voltage modules. The [imitations of these 
macro-models lie in the impossibility of 
physical modelling of some special 
characteristic phenomena of these devices. 
Several works dealt with the physics involved 
in the specific behaviour, especially quasi-
saturation. of these transistors (1). (2). 
Generally, they were focused on the analysis 
and modelling of some limited ranges/effects 
and the overall low- and high-voltage 
regimes are rarely discussed and modelled 
together. The increased difficulty in physical 
and accurate analytical modelling is related to 
complex 2D effects, specific to modern MV 
device architectures. 
II. LDMOS ARCHITECTURE AND 
TCAD 
The high voltage devices under investigation 
are asymmetrical n-channel self-aligned 
double-diffused DMOS (L-DMOS) 
transistors, selected from the I2l  technology 
of Alcatel Microelectronics, Fig. I. 







Ftg 1. Cross section of the mvratigntod n-channel LDMOS 
This technology is based on a 0.7im CMOS 
process to which a couple of extra masks and 
implants are added to provide high-voltage 
capabilities ranging from 30V to lOOV. The 
technology provides both self-aligned 
double-diffused DMOS (LDMOS) and drain-
extended MOS devices. Only LDMOS n-
channel devices are studied in this paper. 
As a preparation to the TCAD simulations, 
the various process layers were calibrated by 
(}-7803.6666-2/OI/$10.00 ID 2001 [EFE 	417 
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verifying them with SIMS and SRP profiles. 
A good fit for the shape is verified using 
SEM cross sections. 
M. INTRINSIC DRAIN VOLTAGE 
DEPENDENCE ON GATE AND 
DRAIN POTENTIALS. 
The intrinsic low-voltage MOS transistor is 
delimited by the source of the RV transistor 
and the end of intrinsic inversion channel 
(boundary between the p-rcgion and the 
extended drain n-region, as shown in Fig.1). 
This location is called the key-point and its 
potential is denoted by V. Numerically 
simulated 2D structures allow to access the 
variation of VK with respect to V0 and V0 in 
all regions of HV transistor operation. Note 
that in this work the self-healing was not 
enabled in the numerical simulations and, 
consequently, it's impact on the device 
characteristics is not discussed. Fig. 2a 
presents in a 3D plot the extracted VK 
dependence on Vo and V0 voltages (V5 and 
VB are grounded). It is clearly demonstrated 
that .VK<7V for the whole bias domain. The 
extracted VIC  value is then used to distinguish 
between: the operation region of the intrinsic 
MOS and the voltage drop on the extended 
drift region. Figs. 2.b and c depict the 
detailed VX(VD)  and  YK(VG)  variations. It is 
cleat that, in a first approximation, the VK 
potential is expected to rise up with V0, 
which drivc.s the transistor from linear to 
saturation (Fig. 2.b) and also wiih V0, which 
raises the, surface potential (Fig. 2.c). An 
interesting result is that Vy, appears to 
decrease with VG after reaching a maximum 
at constant V0 (see Fig. 2.c). The analysis of 
the 21) simulated structures shows that this 
maximum corresponds to a pinch-off of 
depletion regions in the drift (the current is 
then forced through a depletion zone). Fig. 3. 
A higher V0 avoids this pinch-off and can 
even generate a local accumulation or carrier 
injection in the substrate near drift region 
bird's beak, which explains the Vg redUction 
with Yq after reaching the maximum. 
The particular characteristic of the LDMOS 
transistor is the formation of a long 
accumulation channel in the n-region under 
the thin oxide, which is V0- and V0-
controlled. The , accumulation channel can 
impact the equivalent length of the intrinsic 
transistor (especially for short-channels). 
C 






flg 2. L-DMOS diannet vohaae velaxton runcstoo of V 0 
and V0; a) overaLl 3-0 rcpcscotziLon. b) V s vs. V0 with V0 
as a pax'aInttCt and C) V1 Vt. Vol with Yo as a 
IV, ANALYSTS OF SATURATION 
MECHANISMS 
Simulated output characteristics of the' 
	
intrinsic :and extrinsic lateral 	DMOS 
418 
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transistors are reported in Figs. 3 a and b. The 
quantitative investigation of VK  at high V 
allows to distinguish between the following 
saturation mechanisms, Fig. 3.b. At low V0 
values (<4V) the saturation is controlled by 
the intrinsic channel pinch-off (region 1); 
then, when V0 is increased, the current 
saturates due to carrier velocity saturation in 
the intrinsic MOS (region 11). As a result, the 
(quasi-) saturation current becomes an almost 
linear function of 'T0 as it can be seen in Fig. 
3b for Vp7, 8, 9 and IOV. Note that, for 
increased VD, velocity saturation or pinch-off 
in the drift can also be superposed. Region Hi 
is characterized by an intrinsic transistor 
operating in the quasi-linear region with an 
accumulation channel in the drift and a J-FET 









flg.3. LDMOS (L=I Urn) output danoctcoiooic a) fxthiaic 
Iranilotor and b) axOnnaic Lannaistor. Rion I - intrinsic 
MW psncti.off. U - iziUinsic MOS carr$cr veWry  
iurstcn. iii - drift velocity storarion. 
V. DRAIN RESISTANCE 
EXTRACTION METHOD 
The previous analysis demonstrates that VK is 
very useful to capture some LDMOS physical 
phenomena. However, in practice, this 
voltage is not accessible for measurements. In 
the following, we propose a method, which 
deals with the extraction of the drift series 
resistance, RD. The value of this resistance is 
useful for both the accurate modelling of 
l(V0. V0) characteristics and for evaluation 
Of V(=V0- R0l0). The proposed R0(V0.V0) 
extraction method consists in two main 
successive steps. First the drain resistance at 
low drain voltage, R, % with the gate bias as a 
parameter, is evaluated. Asymmetric R5 and 
RID series resistances are expected to 
differently impact the related gate and drain 
dc-bias if the extrinsic transistor is measured 
successively in forward (i.e. normal) and 
reversed (source and drain interchanged) 
configurations. Fig. 4.a and b. An identical 
constant drain current is injected in forward 
and reversed configuration while recording 
the Vor and VD, drain voltages as functions of 
VOt and V, respectively. As a consequence, 
supposing R3<<R0, the drain series resistance 
is then calculated based on the differcodc 
between the gate voltages which ensure in 
forward and reverse modes identical extrinsic 
drain voltages, V0--V, with the MOS 
transistor in quasi-linear operation: 
R ° R 0  —R = 	or 	CI 	(I) 
I0 +dVT /dVsB ) 
In v1 Rs In 
HV. 
1t.t  
hRD Its  
- LI 
a) b) 
Ftg. 4. IxprnrnentaI ostiap; a) forward end b) rcscrscd 
aouan and drain, ,r.eactzrnmcsat; dedicated to R. ea1rac*in. 
The second step is the adaptation of Otten't 
method [3] to evaluate the drain resistance 
derivative with respect to the drain voltage 
419 
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dRo/dVn at constant gate voltage. Finally, the 
drain series resistances is evaluated as: 
(2) 
For the extraction procedure, an experimental 
reconstruction of the quantitative derivative 
dRD/dVD was proposed, by the use of a 
variable resistor in the drain of the LDMOS 
transistor. With the extrinsic (measured) 




where superscript 'i' applies for the intrinsic 
transistor (sec Fig. 4), it follows that the slope 
of versus Rnw plot can be used 
for the dRWdVn extraction according to: 
dV0 
A very good agreement between the 
numerical simulation, and experimental 
results using our method, is demonstrated in 
terms of both R0(V0,V0) and its derivative. 
dRjjdV0 (even for the particular dependence 







Fig S. Drift gtu tulce. k.R4rift, van drain volcage. V0 
(tucks - Incoere. triangles - TCAD simulzsioci). 
An important remark is that all specific 
physical effects, located in the drift zone, 
affect the MOS intrinsic bias, if the current 
continuity equation is fulfilled. It follows 
that, the quasi-saturation phenomena for 
LDMOS device can be modelled using an 
adapted BSIM3v3 model for the intrinsic 
MOS device and a scalable resistance for the 
drift zone (Fig. 5). It is worth noting that 
every (VG. VD) couple has a correspondent 
Rdrift=R1, value. Thus, for every data point 
of ID(VD) characteristics a separate 
simulation has to be run. Despite this time 
consuming process, a very good fit can be 
obtained between the TCAD characteristics 
and BSIM3v3 adapted model (Fig. 6). 
as 
1.5 
0 	 5 	 *0 	16 	20 
Sam 
FIg. 6. LDMOS output cliassctcrtszlcs: solid Line - TCAD 
sina*tadon. circles - IISIM30 WIL'* expeximervadly extracted 
R0, cnnnglc, - I3StM30 model with R0 from nuracrical 
sInncLioa. 
VI. CONCLUSION 
A new concept, the intrinsic drain voltage, 
was proposed for high voltage MOSFETs. An 
extraction method for the drift resistance was 
presented and the results were compared with 
TCAD simulations. The method is useful for 
the development of analytical models for 
voltage-controlled series resistances in HV 
MOSFETs since it allows their pure 
experimental evaluation. Its usefulness for 
the investigation of (quasi-) saturation 
mechanisms has been demonstrated. 
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Abstract 
A simple, fast and acczaare characterisation method 
dedicated to the evah,aiion of bias-dependent drift 
resistance of the NV MOS transistors is presented The 
procedure rthcs on a novel rest design .rirucwre that 
gives threat information about the impact of the drift sane 
on the overall NV MOSTET characteristic. intrinsic 
(MOS channel) and extrinsic (including drift region) 
characteristics, obtained by adapted meurzlrernent.s. are 
used for parameter extraction and pbysicd effects 
identification. For the first time the variation of the drift 
resistance from room temperature up to 15OC is 
extracted Very good performance  li*en combining a 
BSJM3V3 low voltage model nit!, adrift resistance quasi-
empirical model is reported. 
1. Introduction 
High-Voltage MOSFETS are key components for 
smart power, RF and automotive integrated circuit. The 
most versatile MV architecture is the Extended Drain 
MOSFET (XDMOS) and one of its most critical issues is 
the on-resistance, R Major advances in the design and 
modelling of these devices are related to the accurate 
evaluation of their bias-dependent drift series resistance, 
critically dependent on the design of the extended 
dram region, winch impacts the MV performance. 
Especially, the quantitative comparison of R ea  with the 
drift resistance, R is valuable insight for MV design.  
Moreover, R bias-dependence on drain, V. and gate 
voltage, V0, appears to be the origin of the so-called 
quasi-saturation phenomena that were subject of many 
report, physical analysis and controversy last years [1-3]. 
L Novel Test Structure 
We report a new, universal test structure, called 
MESDRIFT. and the associated characterisation that are 
We to accurately provide the bias-dependent drift series 
resistance without any prior inibrmaxion about the 
detailed technological architecture of the drain extension. 
The proposed MESDRIFF structure (designed by Alcatel 
Microelectronics) is depicted in Fig. 1: it simply, 
reproduces the .lOOV n-channel extended drain X-DMOS 
device architecture in a dedicated test structure, with the 
key difforence that a small contact is smartly engineered 
in the drift region. near the end of the MOS thann1 This 
contact is dedicated to probe the intrinsic drain voltage, 
V, without any siuiftcant inspect on the electrical 
characteristics. 
VM1J 	 VID 
Fig. 1 MESDRIfl structure: cross section and 
meesinurneut setup. 
3. Experiment 
3.1 Validation of the test structure 
In order to validate the MESDRIFI' structute, its 
transfor and output characteristics were measured and 
compared with identical measurements performed on the 
ariginal device (ftz.2). Although, the breakdown of the 
MESDRIFT structure shifts dorm in comparison with the 
original one (due to the d implant in the proximity of the 
metallurgical pn junction) the measured characteristics 
present no significant change for low and medium drain 
voltage values. Consequently, the drift region with drain 
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real device (solid) a) transfer 	acteiittica, Ii -V b) 
output racteaiimc lo-Vre 
3.2 Measurement of the intrinsic channel and 
drift region characteristics 
The most interesting feature of this test device is the 
ability of measuring both intrinsic MOS chterirticn 
and extiinic high-voltage device characteristics. Fig. 3 
(a) how the comparison of the !0-V0 cli tedtaict of 
the iniriunc and extrin-sic devices at same low drain 
voltage: the lower g5 of the extrinsic device is explained 
by the effect of the tetie connected Rod. Bared on the 
difference between the coefficients of mobility reduction 
with the transverse field in intrinsic and extrinsic 
ehnns1, the series biar dependent F &in given in Fig A. 
ir calculated urun the expression [4]: 
K -______ 
— (WI L)CCcjLo ' 
were aVa and 6Ck, are the extrinsic and iithinric mobility 
reduction coeeientr with tramver.e electrical field 
rerpectively, Yo is the low-field mobility and C the 
oxide capacitance [F/cm2]. 
However, this extraction is limited to low drain 
voltage (linear operation) and is time connunuing uince the 
intrinsic 10-V0 needs a contaant Vk.  
0 	2 	4 	0 	0 	to 	12 
VV) 
b. 
Fig. 3 a) Intrinsic and extrinsic X-DMOS In-Va and g-  
V0 at identical drain-to-ouxce voltage: V=5OmV and 
Vr,=50mV, respectively- b) Extracted Ram yr. Vo at low 
V0 (=50mV). 
The V0 dependence on the XDMOS gate and than 
biases is thonnr in Fig. 4a. Biar dependent resistance 
R0&0, VrA it calculated bared on the drift voltage 
drop, (V13-V0), at a given injected drain cturent. In. 
For the flirt time, the experimental R 0 .0 variation with 
the device blat it detailed over full operation range (tee 
Fig. 4b, Ttc25'C). The reported two-decade variation of 
Fain can be explained by the depletion region extenrion 
according to the gate and drain voltage control (Fig. 5). 
The fonnation of an accumulation law at high V0 
contributer also rrgni&anily to the reported R. 
variation. Bared on VK, by numerical ni=12 on it was 
poimble to distinguish quani-ratuxation reflecting JFET-
liloe modulation in the drift or canter velocity retention 
(at high Va) without saturation of the inixintuc channel 
[5). Eaperjmentr conducted on MESDRIFT have 
confirmed there quari-raturation mechaninnr. Moreover, 
at shown later, it can be used for development of new 
models. 







Fig. 4 Experimental data obtained with MESDRIFr: a) 
Vic v. V0 with V0 as parameter. b) R, v. V0 with V0 
and T as parameters. 
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In order to characterize the X-DMOS DC behaviour 
over extended temperature range (25°C up to 150°C), 
while monitoring the evolution of the main parameters of 
the thtnntic MOSFET (thiethold voltage mobility, 
rebt]irerhold cwmE_ etc.) we have also extracted Rec v. 
temperature (Fig. 4b) and found that the temperature (up 











Fig. 6 a) 	v. V0 with V0 00 a parameter, at 
T25°C. b) RwL, v. V0 with V0 and T 00 parameters--  
4. Model Calibration and Performances 
A simple two-step procedure has been eab1ithed to 
build a model using the infonnation provided by 
MFcTPTFT 	+,_ r+ Obe  UflE17 .,.A,.t Microna 
Fig. 5 21) numerical rinriilation of depletion region 
extenrion in the drift when V0 is increased. at constant 
V< (=3V). Depletion pinch-off it obtained for 
4VnzV0<SV 
Fig. 6 shows one rueful analyrir supported by 
icSDRT: the ratio between R, and R (=Rd,+R,) 
in XDMOS operation is depicted versus, V0 at constant 
V0. It appears  that in analogue operation, R,, dniiirnta 
(or, at lest it comparable with) R. and it's key for 
modelling to accurately describe the infrinric rhismal. 
When V0 and/or V0 are r]igbtly increared (>5V), R. 
-tarts to be dominated by the R and for V0>4V and 
V0>5V. the Rth contribution is less than 30% oIL5. 
parameterr, are calibrated with the intrinsic transfer and 
output characteristics.  Drift rerutance variation, 
experinmitally revealed by MEASDRIFF, is then used to 
tune an empirical exprecitan for the simulation of the 
drift resistance: 
R 0 =Rno +A1nexp(B.Vp + c)+i} 
were Rot, resistance and A, B. C coefficients are function 
of V0. The detailed model]ina expression it elsewhere 
[6]. 
By combining there two modeler the characterirtica 
of the global device are simulated. The result, are 
compared with the measured data for the overall voltage 
domain (Fig. 7 and 8). Very good agreement rerultr are 
obtained from rubthererhold region up to medium gate 
voltages (Fig. 7 a and b). The cur ightlyrent in n  
-15 
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overetumated for high gate voltage- One important 
aspect concerns the ability to rinruLa±e the 
tonductance and, especially its peak value- Results 
in fig 7c, reveal remarkable match between measurement 
and tinmiation in terms of g,,. Very good model accuracy 
(max ei20%) was obtained also for quati-taturation. 
which it highlighted on the output charac±eiüticn of X-
DM08 (Fig. 8). 
Note that the model hat been tuned on experimental 
data that are subject to self-heating (etpecially for high 
VD) even better results are expected when tuning the drill 
model on pulsed measurements. It tumt our that the 
tiniultaneout yet separate calibration of the intnncic 
MOSFET and the drift region appear-, to be a unique way 
to accurately model the XDMOS and its temperature 
dependence, with physical valuer of electrical parameters. 









Fig. 7 Transfer cbaxactenttict: dashed line —oneatured 
data; solid line - BSIM3V3 with variable resistor a) 
Iu(Vo); b) log In(Vo); c) gm(Vo) 
C 	
V0 - 12V 
4 
I 1- - WC, WC ..,a 1C 
LV 
7 	 - oeM-e*m 
0 
0 	 20 	 40 	 00 	 00 
V0(V) 
Fig. 8 XDMOS output charactentaict: dashed - measured 
data solid - BSIM3V3 with vanable resistor 
Conclusion 
A new experimental tent structure MESDRIFT and the 
related characteiitation method that provide accent to the 
drift resistance at function of gate and drain bias are 
propoted. The method it simple, accurate and univertal 
at it it independent on the drill architecture of the 
invettigated 1W MOSFET. The ute of 1VSDR1PT 
provider immediate results for Xtin in contrast with all 
existing exaction procedures, which are tune-consuming 
and need extra computation. Very accurate modelling it 
obtained with a low voltage BSIM 3V3 for intrinsic MOS 
trantittor and an empirical expression for the drift 
rerritance. calibrated on MESDRIFT characteristics. 
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EKV Compact Model Extension for HV Lateral DMOS Transistors 
N. Hefyene, J. M. SalleseW,  C. Anghel°, A. M. lonescu, S.F. Frère 2 and R. Gillon 2 
(I) Ecole Polytechnique Fédérale de Lausanne, EPFL, STI-IMM-LEG, 
CH- l0l5 Lausanne, Switzerland; 
(2) Alcatel Microelectronics, Westerring 15, Oudenaarde, Belgium 
This paper reports for the first time on the extension of the EKV compact model for High-
Voltage ('HV) MOSFETs. A continuous expression is derived for the drift bias-dependent 
resistance of DMOS transistors and then validated in different operation regions (in linear 
and saturation regimes). When combined with EKV, the proposed new drift model provides 
very accurate DC modeling including quasi-saturation. 
Introduction 
Analytical modeling of high voltage lateral DMOS transistors has been still subject to particular 
interest, due to their compatibility with planar CMOS technologies as well as their versatility for 
automotive and RF applications. Many researches and studies were dedicated to model HV DMOS taking 
into account the specific physics and phenomena associated to the extended drain region architecture, such 
as the quasi-saturation mechanisms [1, 2]. 
Test Structure for Model Validation 
The investigated HV test structure is an n-channel non self-aligned drain-extended DMOS (X-
DMOS) transistor; fabricated with the 0.7.tm CMOS process 1 2T technology of Alcatel Microelectronics 
(Fig. I a). Such architecture delivers a drain capability up tolOOV. 
Recently, we have reported on the interest in monitoring the intrinsic drain voltage of HV DMOS 
transistors [3]. The proposed model needs, for full validation, access to measure this key potential (VK). In 
order to experimentally measure VK in such devices, some of the structures were designed with a small n'- 
implant added at the end of the intrinsic drain location, of the intrinsic drain location, called K-contact [4]. 
The n+-contact is engineered in a way that does not alter the global characteristics of the test structures 
compared with the original devices. 
Extended Drift Region Modeling 
The interest in modeling the bias-dependent drift resistance, Ro(V(,VD), comes from the fact that 
most of the complex 2D phenomena in HV DMOS transistors, like quasi-saturation, are dictated by the 
drift region architecture. Using a l-1P4 156 parameter analyzer, the K-contact potential WK)  was monitored 
with the high impedance voltmeter, while varying the V 0 and VG in all regimes of transistor operations. 
(a) 	 (b) 
Figs. I. (a) Illustration of the n-channel X-DMOS test structure and the added n'-implant location (K-
contact); (b) RD(VD,VG,T) characteristics of n-channel X-DMOS test structure: experiment (symbols) 
compared with quasi-empirical expression, (solid line, eq. 2) for various temperatures. 
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The bias-dependent drift resistance was extracted according to: 
RDR,,,ft= (VD — VK)/ID 	 (1) 
A continuous quasi-empirical mathematical expression is proposed to model the extracted drift 
resistance [5]: 
R, (V 1) , V (. ,T) = [rDo 
+ (YVG+ i) 	
+ i)J (T](J 	(2) 
where r r01, Y, /3,, $, 8, 8, and 6o are room temperature (T 0) model parameters, while in and n include 
the temperature dependence. Fig. I b, illustrates the typical accuracy that can be achieved with the new 
proposed expression (eq. 2), compared with experimentally extracted RD(VO,VD, T). 
4. Transistor Modeling Approach with EKV 
The inspection of the K-contact potential demonstrates that the V K potential of the HV X-DMOS 
transistor remains at low voltages (<b y), independent on the applied voltage on the drain (V, s  < VI)SBR). 
This was predicted by numerical simulations, with the intrinsic drain voltage concept proposed in [3]. 
Thus, the intrinsic MOS channel can be modeled as a low-Voltage MOSFET. In our modeling approach 
with the EKV compact model, the subscripts "K" and "D" denote respectively any quantities associated to 
the "intrinsic" and "extrinsic" drain of the device (e.g. V K and V0). 
According to the EKV model (long-channel approximation) [6], the normalized drain current (i) can 
be expressed as the difference between the forward (if) and reverse (i,) current: 
= I D /b = if —i, 	 (3) 
where: is,, = q 	- q., 	 (4) 
and l =2 n C 0 	(w/L), is the specific EKV current. In terms of potentials [7], q is given by: 
= - - Vc( K) )/2u, )- In(- qs(A)) 
	
(5) 
where Vp, the pinch-off voltage, is defined as: V = [vG - VTfl]./n(VP). 
The charge expression (5) is valid from weak to strong inversion regions and has an implicit form. 
Thus it can only be solved numerically. In the case when only strong inversion is considered, eq (5) can be 
simplified by neglecting the logarithmic term: 
q.c(K, 	(k ' K )/2k) 	 (6) 
With this late simplified expression, eq (4) becomes: 
1ff) 	 (7) 
where VK is the intrinsic potential and as defined in EKV, n(V)=i+ y/2.I24 r ~ v., is the slope factor 
and y=2 N ±,/c, is the body orsubstratefactor. Combining eq (1), (2), (3), (4) and (6), with V 5 = 
OV, the drain current can be simply formulated as: 
________________ 	 (8) 
0 (( Y-0, I ky-0 — ( V ~ — 	 )2 ( 
In saturation (i.e. for VD> Vp), the reverse current, i,, becomes negligible compared to the forward 
current, i1, and the drain current simply reduces to the forward term [6]: 
1,) sati + 	 (9) 
(NV_Uj1) (2U)) 
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One can observe that eq(8) has the form ofa2" order polynomial, f(l)= a•l 2 +h.l D  +c 
where a, b and c are constant terms for each combination of applied extrinsic voltages, and thus, can be 
analytically solved. 
5. Model Validation on Silicon 
Measurements have been carried out on a long-channel transistor (n-channel X-DMOS, L, = 4 pm), 
in order to fulfill the EKV long-channel approximation. Figs. 2, show measured standard DC 
characteristics performed at room temperature and fitted with proposed drain current expressions, eq (8) 
and (9). Very good fitting can be observed, especially in the analogue region, where the self-heating is not 















Figs. 2. Measured and calculated extrinsic (a) If)-VD, (b) gds-V 0, (c) ID-VG  and (d) gm-V s characteristics 
on a standard n-channel X-DMOS test device (no K-contact) at room temperature. 
Global Modeling Strategy 
The proposed strategy relies essentially on the simplified expression of the drain current, eq (8), 
which has the advantage to be an explicit expression and only depends on external biasing voltages V, V 
and VG. First, we show that with the simplified eq (8) one can deduce the bias-dependent drift resistance 
based on the drain current, l. Figs. 3 a and b demonstrate, as expected, that the simplified q expression 
doest not impact the model accuracy in strong inversion. Based on eq (8), the drift resistance is calculated 
as the solution of a 2" order polynomial equation: 
R(V, Vu, 1) =f[VD, Vp(VG), I DI 
	
(10) 






Figs. 3. Modeled drain current: (a) output and (b) transfer characteristics using complete vs. simplified 
qs(K) expressions, eq (5) and (6) respectively; (c) R0(V,V0) characteristics: analytically extracted, 
according to eq (10), vs. Measured on device at room temperature. 
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By considering 'D in eq (10) a measured quantity (i.e. output characteristics), eq (8) can be re-
formulated in a polynomial form, F(R 0 ) = AR D2  + BR0 + C, where A, B and C depend on known quantities 
(i.e. VG, V0 and measured la). Through this polynomial expression, the bias-dependent drift resistance, 
RD, can be analytically solved. Good agreements, between experimentally measured and analytically 
extracted R 0 (Vs, VD) characteristics are illustrated in Fig. 3 c, confirming the validity of our approach. 
In order to extend the drain current model to moderate and weak inversion, eq. (5) is finally used 
instead of eq. (6). 
The modeling is sequenced as following: (i) perform standard extrinsic IN measurements of the HV 
DMOS transistor; (ii) extraction of the low-field mobility, and threshold voltage, VTO, parameters with 
a dedicated method [8]; (iii) calculation of RD (V G, VD) characteristics in strong inversion using the 
measured 'D according to eq (10); (iv) fit with the drift expression, eq (2), the calculated drift-resistance in 
(iii); (v) optimization of the set of deduced VTO, go and drift parameters to fit the desired DC measured 
characteristics over all regions of operations. 
Even if one could rise the drawback of an empirical mathematical formulation of the drift region, it 
should be mentioned that the proposed strategy has some essential advantages: (i) can be applied to any 
asymmetric MOSFET with any bias-dependent drift series resistance (an appropriate selection of the 
mathematical function for RD(Vo,VG) is however needed), (ii) a special test device (i.e. with a K-contact) 
is no longer needed, (iii) easy extraction of low field mobility and threshold voltage and (iv) needs only 
few ID-VD  measures at various VG to extract and fit the empirical drift parameters. 
7. Conclusion 
An extension of the compact EKV model dedicated to HV DMOS devices is proposed based on the 
separated modeling of the drift resistance, specific to HV MOSFETs. It is shown that EKV modeling 
eliminates the need of a dedicated test structure to experimentally allow access to the intrinsic drain 
voltage, V. 
A simple modeling and parameter extraction strategy dedicated to HV Lateral DMOS transistors 
with bias-dependent drain series resistance, is presented. This methodology requires only a few of basic 
measurements on standard devices. The good agreement between simulations and measurement results 
open the field to further developments, such as including the high electrical field-effects and temperature 
dependence. 
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ELECTRICAL CHARACTERIZATION AND MODELLING OF HIGH-VOLTAGE MOSFETS WITH MESDRIFT 
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Abstract 
This work reports on a new test structure, called MESDR IFT. which essentially allows the separate investigation of the intrinsic channel and drift 
regions of any type of asymmetric high-voltage (MV) DMOS transistor, without altering the overall device characteristics. Its usefulness in terms of 
electrical characterization and device modeling, including: (i) static characteristics (analysis of quasi-saturation phenomena), (ii) temperature 
dependence, (iii) self-heating, (iv) bias-dependent capacitance (AC regime) and (v) hot carriers, is demonstrated. 
Introduction - With high-voltage (liv) MOSFETs as key components for smart power. RF and automotive, the most versatile NV MOSFET 
architecture is stilt the Lateral NV MOSFET (OMOS) (1-51. Among the most critical issues for accurate design, modelling and simulation are the bias-
dependent characteristics of the drift region and their impact on the overall transistor behaviour. Especially, the bias-dependent drift resistance 
(origin of quasi-saturation phenomena) and the Can and C. capacitances appear to be source of crucial interest for modelling and characterization. 
This paper addresses the modelling and electrical characterization of any generic DMOS device via use of a dedicated structure, called MESDRIFT. 
It is shown that MESDRIFT can provide extremely useful information about temperature influence, self-heating and hot-carrier stress, which are 
major concerns for DMOS transistors in terms of the identification of the Sate Operation Area (SOA). Both 2D numerical simulations and experiments 
are correlated to draw and support key conclusions. 
MESORIFT: device. DC experiments and numerical simulations - The MESDRIFT structure and the DC measurement set-up are depicted in Fig. 
1. MESORIFT simply reproduces the architecture of a HV n-channel extended drain transistor (called X-DMOS, fabricated in 0.7,m CIVICS, with 
100V capability, addressed in detail in this work), with the key difference that a smell contact is smartly engineered in the drift region, near the end of 
the MOS channel. Similar structures have been fabricated for more conventional L-OMOS architectures. This K (key) contact is designed for probing 
the intrinsic drain voltage, V0 (at the end of the intrinsic channel), without significant impact on the electrical characteristics of the overall HV MOS 
device. As demonstrated in Fig. 2, this is successfully achieved when the device width, W, is much larger than the size of the K-probe contact 
W'>W0. Fig. 3 (a) depicts the I0-V0 characteristics of the intrinsic and extrinsic MOS devices at same equivalent drain voltage (V0oV<) that captures 
the effect of the drift bias-dependent series resistance, R.sa, on DC characteristics. At low drain voltage and uniquely based on the difference 
between the coefficients of mobility reduction with the transverse field in intrinsic and extrinsic channels, the Rwr is deduced, Fig. 3(b). For extended 
analysis over all operation range (including quasi-saturation), the VK dependence on external Vt, and V0, is presented in Fig. 4. The overall P.41/6, 
Va), given in Fig. 5 is extracted based on the drift voltage drop, Vev=Vr,-Va at a given injected drain current I. Thus, for the first time, the 
experimental Ran variation with the device bias is experimentally accessible over full operation range and its two-decade reported variation is 
explained by the drift depletion control by Vt, and V0, and by the formation of an accumulation layer under the extension of the thin oxide. Numerical 
simulation (Fig. 6) has been used to extensively validate the results obtained with MESDRIFT: very good qualitative agreements are obtained and 
some quantitative higher V. for fabricated MESDRIFT corresponds to a non-zero distance between the K-contact and the end of the intrinsic 
channel. Based on Vp, investigation of X-DMOS, we have distinguished quasi-saturation (see Fig. 7) reflecting JFET-like modulation in the drift 
(region II of Fig. 7) or carrier velocity saturation (region Ill of Fig. 1) without saturation of the intrinsic channel, and, identified precisely the pinch-off 
points of depletion in the drift (Fig. 8). Similarly, the physics of L-DMOS quasi-saturation has been clarified. Fig. 9 shows an original finding provided 
by MESDRIFT: the balance between R t,0, and R0,. It appears that in analogue operation (low V0 and VG). R, and Ran are comparable, while when 
V. and/or V5 increase (>5V). R_ is dominated by Rd,e. This enlightens how critical is the accuracy needed on Ran extraction and/or modelling for NV 
DMOS devices. 
DM05 temperature dependence with MESDRIFT - The MESDRIFT behavior has been investigated from 25C up to 150C, by monitoring the 
evolution of key parameters of the intrinsic MOSFET (threshold voltage, low field mobility. subthreshold swing. etc.), Figs. 10 and II. Typical 
signatures of DMOS transistors in terms of the temperature coefficients of mobility, n -2, (see Fig. 11) have been calculated. Ran vs. temperature 
at various bias is reported in Fig. 12. It is found that influence of the temperature in terms of Re5/R,., is not very critical, Fig. 13. We demonstrate that 
by a simultaneous yet separate calibration of the intrinsic MOSFET excellent accuracy compared to any other approach can be obtained to model 
the temperature dependence of DM05 characteristics. 
Quasi-analytical DC modelling and calibration with MESORIFT - It is worth mentioning that MESDRIFT enables the simplest yet efficient 
extension of low-voltage MOS advanced models for NV device simulation. With a low voltage 8SIM3v3 model, calibrated on intrinsic channel 
characteristics revealed by MESORIFT, connected in series with a bias-dependent resistor the values of which are provided by MESDRIFT, high 
accuracy in DC modelling (<10% max error in I i,, R, and <15% in (trans)conductance, Figs. 14 and 15) are obtained over a wide range of 
temperature, with physical values of the model parameters. Quasi-analytical detailed expressions Rev can be then developed (4), validated and 
improved with MESDRIFT, for more advanced and accurate simulation. 
Bias-dependent capacitance modelling with MESDRIFT - Excellent news with MESDRIFT for AC modelling and simulations is that the V0 voltage 
can be exploited in order to analytically describe the particular dependence of CGS and C. capacitances associated with DM08 transistors. The 
MESDRIFT small signal equivalent circuit is given in Fig. 16. Numerical simulations of capacitances and S-parameters measurements have been 
carried out for cross validations (Fig. 11) and modelling of the specific peaks observed in Can characteristics of DMOS devices. 
Self heating characterization - Investigation of transients and self-healing in DMOS transistors with MESDRIFT are briefly presented in Fig. 18 and 
Fig. 19. Both Vo(t) and Vp,(t) transients after abruptly switching V0, are recorded and compared in order to identify best conditions for pulsed 
measurements in order to provide characteristics free of self-heating and separately evaluate self-heating in intrinsic channel and drift region. For our 
DMOS devices, it is found that a pulse duration, t,,,, less than 10#s acceptably eliminates the self heating. Fig. 19. 
Hot carrier Investigations with MESDRIFT - One of the most valuable insights offered by MESDRIFT concern the hot carrier degradation of NV 
MOSFETs. In Figs. 20 and 21 it is shown how one can distinguish between drift region and intrinsic channel degradations with MESORIFT. By 
comparing stress impact with: (i) high Vt,. high V5 and (ii) high VD, maximum of body current. I. we have validated with MESDRIFT that In DMOS 
transistors the degradation can be assisted by both electron and/or hole injection, like recently claimed in [5). By comparing results of Fig. 20 and 
Fig. 21, one can observe that Rev is increased (Fig. 20) or decreased (Fig. 21) depending of the type of the stress. Furthermore, MESDRIFT 
highlights that stress at 18ev results in more degradation of the intrinsic channel, compared with stress at Vt,,,.. Finally, it should be noted that such 
detailed analysis of hot canter degradation is almost impossible conventionally (compare only 4Ron in Figs. 20 and 21) without help of MESDRIFT. 
Conclusion 
In conclusion, the proposed new MESDRIFT structure fully supports new DC and AC characterization methods that are simple, accurate and 
universal, because independent on the drift architecture of any asymmetrical NV MOSFETs. New insights into the NV device physics are provided. 
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Fig. 7 Output characteristics of X-DMOS: 
different saturation mechanisms are identified 
in regions (I), (II) and (Ill) with the help of 
Intrinsic drain voltage, V 6 . 
-H :   06 am 
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Fig. 8 Cross section of X-DMOS with 	Fig. 9 R,,SR30  as function of X-DMOS bias: 
depletion region limits corresponding to R 	dominates R. if V0 and/or V0 bias 
bias of regions (I), (II), (Ill) from Fig. 4 	increase (where Rd,. 	< R,): experimental 
(numerical simulation), 	 data from MESDRIFT (X-OMOS). 
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Fig. I Cross section of MESDRIFT test structure and 	Fig. 2 Typical output characteristics, Jos vs. Vre, of X-DMOS (solid) and 
associated HP4158 measurement set-up. K-contact (n+ MESDRIFT (symbol) (both with W40pzn): very good agreement is 
type) is designed in the drift region (close to pn junction) and 	observed (including quasi-saturation region) demonstrating that the K- 
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Fig. 3 a) Intrinsic and extrinsic 1 0-V0 and g 11-V0 at Ver=Vm=50mV, measured 	Fig. 4 Intrinsic drain (key) voltage, V0. vs. V5 with V0 as 




Fig. 5 Drift resistance. R4115 vs. V0 with V0 as parameter, as 
experimentally extracted with MESORIFT (X-DMOS) at room 
temperature. 
Fig. 6 Intrinsic drain voltage, 	predicted by numerical 
simulation with calibrated 2D structure, calibrated on X-DMOS 
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temperature, T, for X- and L-DMOS. 
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Fig. 17 C63-V>25 with V0 as parameter. The 	Fig. 18 Dynamic behaviour of MESDRIFT 
specific OMOS signature is the peak at given (X-DMOS) highlighted by a simple pulsed 
V. (increasing with V20) that can be 	measurement set-up designed to study self- 
modelled with V5 (V0,V0) (MESORIFT). 	 heating in liv MOSFETs: V5 and V0 time 
constants are different 
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Fig. 20 Specific degradations of R00. Res, 	Fig. 21 Specific degradations of R00. Res, 
R. induced by hot carrier measurements R. induced by hot carrier measurements 
conducted on MESDRIFT with VD=100V and 	conducted on MESDRIFT with V598V and 
V0=12V: 4R50'O, Res and R. are similarly V0=4.5V (at max l > ,): 4R.4O, R50 is 
degraded 	 significantly more degraded than in Fig. 20. 
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Fig. 16 Small signal equivalent schematic 
for AC modelling of X- and L-DMOS 
transistors, that exploits V. to deduce the 
values of C05 and CGD capacitances (L5 is 
drift region length under the field plate) 
0 	 to 	 to 
¶/0(V) 
Fig. 19 Effect of to. (pulse duration) on the 
reconstructed output characteristics of X-
DMOS. The self heating appears acceptably 
eliminated when 53550 o 1 Oita. 
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Bias-dependent drift resistance modeling for accurate DC and AC simulation of asymmetric HV-MOSFET 
N. Hefycne', E. V estiel?, S. Frcre t, C. Anghcl', A.M. lonescu', and R. Gillon2 
'Swiss Federal Institute of Technology Lausanne, Switzerland 
2AlcatcI Microlectronics, Oudenaarde, Belgium 
High Voltage (HV) Lateral MOSFETs are extremely interesting for automotive and RF applications requiring more accurate 
analytical models for advanced IC design and simulation. A key bottleneck for the modeling of LDMOS devices is the bias-
dependence of their drift resistance, R 0(V0,V0 ). This dependence is specific to the architecture of extended drain region, 
particularly engineered to provide increased breakdown voltages. Specific phenomena dictated by the drift region like quasi-
saturation [I] (the origins of which are related to JFET-like 2-D depletion region modulation, carrier velocity saturation, rtc) are 
reflected in the bias evolution of the drift resistance and thus. very difficult to be captured in an analytical compact model. 
This work reports on the modeling, 21)-numerical simulation and experimentally extracted R 0(V0,V0), based on a new 
dedicated test structure that provides unique access to measure the intrinsic MOSFET drain-voltage [2], VK. Two Lateral HV 
MOSFET architectures are investigated: the first one is self-aligned n-channel LDMOS and, the second one, a drain-extended n-
channel (XDMOS). both with up to IOOV breakdown voltage capability. Figs. I a and b show the 2-I) cross-section of the 
investigated architectures and the corresponding intrinsic drain-voltage locations (K-point). In order to extract and model the R 0 
evolution with the external biases V, and V, first, 2.1) numerical simulation was carried out. DC characteristics were simulated 
with ATLAS and used to extract R 0(V0,V0) in a straightforward manner, based on the intrinsic drain-voltage value that provides 
the calculation of the variable drift voltage drop at each VD: R0 a RD&1ft = (V, - V5)/1 0 . 
The new test structures have been designed and fabricated by Alcatel Microelectronics to directly monitor the VK potential 
and confirm the intrinsic drain-voltage concept usefulness. It Consists in a HV device architecture with an extra n+ small Contact 
(K-contact) added at the end of the intrinsic channel. Fig. 2 a and b. The K-contact dimensions are much smaller than the 
transistor width, aiming to minimize its impact on the overall transistor characteristics. With the proposed design, we report 
differences less than 10% in all regimes of operation between the original HV devices and the test structures with K-contact. 
A measurement setup based on a HP4 156 parameter analyzer has been used to measure the test structures: while varying the 
bias of the DMOS transistor in all operation regimes, we have monitored with a high impedance voltmeter the potential of the K-
contact. Based on the experimentally monitored evolution of V 5 with VD and Vc. R0(V0,V(; ) has been extracted and the results 
are reported together with the numerically simulated drift resistance in Fig. 3. At low V 0, a depleted area is formed in the drift 
zone, below the gate oxide or the bird's beak, depending on the V 0 values, which results in an increased equivalent resistance for 
this part of the drift zone. By increasing the V 0  voltage, due to the combined effects of the accumulation and carrier injection 
phenomena, this depleted area could disappear. Consequently the equivalent resistance decreases. An unusual behavior is 
reported for low V 0 values (less than IV), when R 0 decreases (Fig. 3). This trend is related to the change of the conduction 
mechanism from surface into volume, resulting in an equivalent mobility increase. When extracting R 0 from the test devices, this 
phenomenon cannot be observed (see Fig. 2 a) due to the location and lateral dimensions of the n*  implant. It is observed that 
experimental curves correctly follow the predictions of numerical simulations, which confirms the validity of the V5 concept. 
The following continuous mathematical, quasi-empirical expression has been deduced for the drift resistance: 
It (V,,. V .T) = (rrs +  
(TV,; - 1)ln 
 
where, r1 , r01 , y, 01, PO, 82, 81  and So are room temperature model parameters, while in and n are parameters for the temperature 
dependence of R. Fig. 4 shows that with this approach R 0 model accuracy is better than 15% for the max error, and, better than 
4% for the mean error, over all regimes of operation, including quasi-saturation. Fig. 5 reports the good fitting accuracy (<25% 
for max error, including quasi-saturation) achieved by combining a BSIM3v3 core model, calibrated on intrinsic channel 
characteristics, in series with the proposed bias-dependent R 0 model, calibrated on data measured on the new test structure. 
A final key original finding is that V5  voltage can be used in order to properly model the HV DMOS bias-dependent 
capacitances, C0 5  and Cco. Based on the DMOS small-signal AC circuit reported by [3], including the possibility to relate C GS  
and Cc0 to V5, drift and channel resistances, r4 and r 5, respectively, we have derived the following analytical expressions: 
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These models need both V5(V0. Vu) and its derivatives, in all regions of operations, which is uniquely achievable by the use 
of the new proposed test structure. Typical results, able to describe the untypical peaks observed in the DMOS capacitances 
(related to the evolution of the drift depleted regions, onset of quasi-saturation and lateral doping profiles [4]) are reported in Fig. 
6. S-parameter measurements (including pad dc-embedding) have been used in order to validate the model predictions. 
In conclusion, we demonstrated the usefulness of the intrinsic drain-voltage concept for accurate DC (bias-dependent R0) and 
AC modeling (bias-dependent C05 and C00) of HV asymmetric DMOS architectures, based on measurements earned out on a 
new dedicated structure and fully confirmed by 2-1) numerical simulations. 
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(a) 	 (b) 
Fig. I. Cross section of (a) n-channel LDMOS and (bY) n-channel XDMOS architectures, inset: K-point location. 
V; 	VMU 	 V0 
act 
(b) 	 (b) 
Fig. 2. (a) Cross-sectional view of the new, test structure with n' imp/a,,: located at the K-point and 
measurement configuration used to monitor the intrinsic drain potential. VA ('h) Thp vie'w of the same structure. 
1.0.05 






V0 2, 3.4. 6, 8, 10 and 12V 
T20,50 75, 120, 125. 150 
I.E.02 
0 	5 	10 	15 	20 	25 	20 
V00) 
Fig. 3. RdV  V) characteristics for L-DMOS: 
Numerical simulation (doted lines) compared to 
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FigS. Comparison between measured (svrnbols) 
and modeled (solid line) output characteristics of X-
OMOS. The model uses a core BSIIII3v3 for 
intrinsic MOSFET. in series with RdV25 V& model. 
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Fig. 4. RdV,)  V) of n-XDMOS: experiment 
(symbols) compared with our model (solid line) for 
various temperatures (25 up to 150C). 
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Fig. 6. Measured Cccf Cc5 (circles) and modeled 
Ccs (solid lines) characteristics of a n-Xl.)MOS 
architecture. Inset: 1)MOS small-signal equivalent 
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